Semiconductor Products Sector Application Note **AN2153**

A Serial Bootloader for Reprogramming the MC9S12DP256 FLASH Memory

By Gordon Doughman Field Applications Engineer, Software Specialist Dayton, Ohio

Introduction

The MC9S12DP256 is a member of the M68HC12 Family of 16-bit microcontrollers (MCU) containing 262,144 bytes of bulk or sector erasable, word programmable FLASH memory arranged as four 65,536 byte blocks. Including FLASH memory, rather than EPROM or ROM, on a microcontroller has significant advantages.

For the manufacturer, placing system firmware in FLASH memory provides several benefits. First, firmware development can be extended late into the product development cycle by eliminating masked ROM lead times. Second, when a manufacturer has several products based on the same microcontroller, it can help eliminate inventory problems and lead times associated with ROM-based microcontrollers. Finally, if a severe bug is found in the product's firmware during the manufacturing process, the in-circuit reprogrammability of FLASH memory prevents the manufacturer from having to scrap any work-in-process.

The ability of FLASH memory to be electrically erased and reprogrammed also provides benefits for the manufacturer's end customers. The customer's products can be updated or enhanced with new features and capabilities without having to replace any components or return a product to the factory.



Unlike the M68HC11 Family, the MC9S12DP256 does not have a bootstrap ROM containing firmware to allow initial programming of the FLASH directly through one of the on-chip serial communications interface (SCI) ports. Initial on-chip FLASH programming requires either special test and handling equipment to program the device before it is placed in the target system or a background debug module (BDM) programming tool available from Freescale or a third party vendor.

The MC9S12DP256's four on-chip FLASH arrays contain two variable size, erase protectable areas as shown in **Figure 1**. While the majority of the bootloader could be contained in any of the protected areas, the protected high area in the \$C000–\$FFFF memory range must at least contain reset and interrupt vectors that point to a jump table. In most cases, unless a complex or sophisticated communication protocol is required that will not fit into 16 K, it is easiest to place the entire bootloader into the protected high area of block zero.

Erasing and programming the on-chip FLASH memory of the MC9S12DP256 presents some unique challenges. Even though FLASH block zero has two separate erase protected areas, code cannot be run out of either protected area while the remainder of the block is erased or programmed. While it is possible to run code from one FLASH block while erasing or reprogramming another, adopting such a strategy would complicate the overall implementation of the bootloader. Consequently, during the erase and reprogram process, the code must reside in other on-chip memory or in external memory. In addition, because the reset and interrupt vectors reside in the erase protected area, they cannot be changed. This necessitates a secondary reset/interrupt vector table be placed outside the protected FLASH memory area.

The remainder of this application note explores the requirements of a serial bootloader and the implementation of the programming algorithm for the MC9S12DP256's FLASH.

Application Note Overview of the MC9S12DP256's FLASH




Figure 1. MC9S12DP256 Memory Map

Overview of the MC9S12DP256's FLASH

The MC9S12DP256's 256 K of on-chip FLASH memory is composed of four 65,536 byte blocks. Each block is arranged as 32,768 16-bit words and may be read as bytes, words, or misaligned words. Access time is one bus cycle for bytes and aligned words reads and two bus cycles for misaligned word reads. Write operations for program and erase operations can be performed only as an aligned word. Each 64-K block is organized in 1024 rows of 32 words. An erase sector contains 8 rows or 512 bytes. Erase operations may be performed on a sector as small as 512 bytes or on the entire 65,536-byte block. An erased word reads \$FFFF and a programmed word reads \$0000.

The programming voltage required to program and erase the FLASH is generated internally by on-chip charge pumps. Program and erase operations are performed by a command driven interface from the microcontroller using an internal state machine. The completion of a program or erase operation is signaled by the setting of the CCIF flag and may optionally generate an interrupt. All FLASH blocks can be programmed or erased at the same time; however, it is not possible to read from a FLASH block while it is being erased or programmed.

Each 64-K block contains hardware interlocks which protect data from accidental corruption. As shown in **Figure 1**, the upper 32 K of block zero can be accessed through the 16-Kbyte PPAGE window or at two fixed address 16-K address ranges. One protected area is located in the upper address area of the fixed page address range from \$C000–\$FFFF and is normally used for bootloader code. Another area is located in the lower portion of the fixed page address range from \$4000–\$7FFF. Additional protected memory areas are present in the three remaining 64-K FLASH blocks; however, they are only accessible through the 16-K PPAGE window.

FLASH Control Registers

The control and status registers for all four FLASH blocks occupy 16 bytes in the input/output (I/O) register area. To accommodate the four FLASH blocks while occupying a minimum of register address space, the FLASH control register address range is divided into two sections. The first four registers, as shown in **Figure 2**, apply to all four memory blocks. The remaining 12 bytes of the register space have duplicate sets of registers, one for each FLASH bank. The active register bank is selected by the BKSEL bits in the unbanked FLASH configuration register (FCNFG). Note that only three of the banked registers contain usable status and control bits; the remaining nine registers are reserved for factory testing or are unused.

	Bit 7	6	5	4	3	2	1	Bit 0	
FCLKDIV	FDIVLD	PRDIV8	FDIV5	FDIV4	FDIV3	FDIV2	FDIV1	FDIV0	\$x100
FSEC	KEYEN	NV6	NV5	NV4	NV3	NV2	SEC01	SEC00	\$x101
Reserved	0	0	0	0	0	0	0	0	\$x102
FCNFG	CBEIE	CCIE	KEYACC	0	0	0	BKSEL1	BKSEL1	\$X103
Unbanked								•	
Banked									
FPROT	FPOPEN	F	FPHDIS	FPHS1	FPHS0	FPLDIS	FPLS1	FPLS0	\$X104
FSTAT	CBEIF	CCIF	PVIOL	ACCERR	0	BLANK	0	0	\$X105
FCMD	0	ERASE	PROG	0	0	ERVER	0	MASS	\$X106
Reserved	0	0	0	0	0	0	0	0	\$X107- \$x10F

Figure 2. FLASH Status and Control Registers

FLASH Protection

The protected areas of each FLASH block are controlled by four bytes of FLASH memory residing in the fixed page memory area from \$FF0A—\$FF0D. During the microcontroller reset sequence, each of the four banked FLASH protection registers (FPROT) is loaded from values programmed into these memory locations. As shown in **Figure 3**, location \$FF0A controls protection for block three, \$FF0B controls protection for block two, \$FF0C controls protection for block one, and \$FF0D controls protection for block zero.

The values loaded into each FPROT register determine whether the entire block or just subsections are protected from being accidentally erased or programmed. As mentioned previously, each 64-K block can have two protected areas. One of these areas, known as the lower protected block, grows from the middle of the 64-K block upward. The other, known as the upper protected block, grows from the top of the 64-K block downward. In general, the upper protected area of FLASH block zero is used to hold bootloader code since it contains the reset and interrupt vectors. The lower protected area of block zero and the protected areas of the other FLASH blocks can be used for critical parameters that would not change when program firmware was updated.

The FPOPEN bit in each FPROT register determines whether the entire FLASH block or subsections of it can be programmed or erased. When the FPOPEN bit is erased (1), the remainder of the bits in the register determine the state of protection and the size of each protected block. In its programmed state (0), the entire FLASH block is protected and the state of the remaining bits within the FPROT register is irrelevant.

Address	Description		
\$FF00-\$FF07	Security back door comparison key		
\$FF08_\$FF09	Reserved		
\$FF0A	Protection byte for FLASH block 3		
\$FF0B	Protection byte for FLASH block 2		
\$FF0C	Protection byte for FLASH block 1		
\$FF0D	Protection byte for FLASH block 0		
\$FF0E	Reserved		
\$FF0F	Security byte		

Figure 3. FLASH Protection and Security Memory Locations

The FPHDIS and FPLDIS bits determine the protection state of the upper and lower areas within each 64-K block respectively. The erased state of these bits allows erasure and programming of the two protected areas and renders the state of the FPHS[1:0] and FPLS[1:0] bits immaterial. When either of these bits is programmed, the FPHS[1:0] and FPLS[1:0] bits determine the size of the upper and lower protected areas. The tables in **Figure 4** summarize the combinations of the FPHS[1:0] and FPLS[1:0] bits and the size of the protected area selected by each.

Application Note Overview of the MC9S12DP256's FLASH

FPHS[1:0]	Protected Size
0:0	2 K
0:1	4 K
1:0	8 K
1:1	16 K

FPLS[1:0]	Protected Size
0:0	512 bytes
0:1	1 K
1:0	2 K
1:1	4 K

Figure 4. FLASH Protection Select Bits

The FLASH protection registers are loaded during the reset sequence from address \$FF0D for FLASH block 0, \$FF0C for FLASH block 1, \$FF0B for FLASH block 2 and \$FF0A for FLASH block 3. This is indicated by the "F" in the reset row of the register diagram in the MC9S12DP256 data book. This register determines whether a whole block or subsections of a block are protected against accidental program or erase. Each FLASH block can have two protected areas, one starting from relative address \$8000 (called lower) toward higher addresses and the other growing downward from \$FFFF (called higher). While the later is mainly targeted to hold the bootloader code since it covers the vector space (FLASH 0), the other area may be used to keep critical parameters. Trying to alter any of the protected areas will result in a protect violation error, and bit PVIOL will be set in the FLASH status register FSTAT.

NOTE:

A mass or bulk erase of the full 64-Kbyte block is only possible when the FPLDIS and FPHDIS bits are in the erased state.

FLASH Security

The security of a microcontroller's program and data memories has long been a concern of companies for one main reason. Because of the considerable time and money that is invested in the development of proprietary algorithms and firmware, it is extremely desirable to keep the firmware and associated data from prying eyes. This was an especially difficult problem for earlier M68HC12 Family members as the background debug module (BDM) interface provided easy, uninhibited access to the FLASH and EEPROM contents using a 2-wire connection. Later revisions of the original D Family parts provided a method that

allowed a customer's firmware to disable the BDM interface (BDM lockout) once the part had been placed in the circuit and programmed. While this prevents the FLASH and EEPROM from being easily accessed in-circuit, it does not prevent a D Family part from being removed from the circuit and placed in expanded mode so the FLASH and EEPROM can be read.

The security features of the MC9S12DP256 have been greatly enhanced. While no security feature can be 100 percent guaranteed to prevent access to an MCU's internal resources, the MC9S12DP256's security mechanism makes it extremely difficult to access the FLASH or EEPROM contents. Once the security mechanism has been enabled, access to the FLASH and EEPROM either through the BDM or the expanded bus is inhibited. Gaining access to either of these resources may be accomplished only by erasing the contents of the FLASH and EEPROM or through a built-in back door mechanism. While having a back door mechanism may seem to be a weakness of the security mechanism, the target application must specifically support this feature for it to operate.

Erasing the FLASH or EEPROM can be accomplished using one of two methods. The first method requires resetting the target MCU in special single-chip mode and using the BDM interface. When a secured device is reset in special single-chip mode, a special BDM security ROM becomes active. The program in this small ROM performs a blank check of the FLASH and EEPROM memories. If both memory spaces are erased, the BDM firmware temporarily disables device security, allowing full BDM functionally. However, if the FLASH or EEPROM are not blank, security remains active and only the BDM hardware commands remain functional. In this mode, the BDM commands are restricted to reading and writing the I/O register space. Because all other BDM commands and on-chip resources are disabled, the contents of the FLASH and EEPROM remain protected. This functionality is adequate to manipulate the FLASH and EEPROM control registers to erase their contents.

NOTE:

Use of the BDM interface to erase the FLASH and EEPROM memories is not present in the initial mask set (0K36N) of the MC9S12DP256. Great care must be exercised to ensure that the microcontroller is not programmed in a secure state unless the back door mechanism is supported by the target firmware.

Application Note Overview of the MC9S12DP256's FLASH

The second method requires the microcontroller to be connected to external memory devices and reset in expanded mode where a program can be executed from the external memory to erase the FLASH and EEPROM. This method may be preferred before parts are placed in a target system.

As shown in **Figure 5**, the security mechanism is controlled by the two least significant bits in the security byte. Because the only unsecured combination is when SEC1 has a value of 1 and SEC0 has a value of 0, the microcontroller will remain secured even after the FLASH and EEPROM are erased, since the erased state of the security byte is \$FF. As previously explained, even though the device is secured after being erased, the part may be reset in special single-chip mode, allowing manipulation of the microcontroller via the BDM interface. However, after erasing the FLASH and EEPROM, the microcontroller can be placed in the unsecured state by programming the security byte with a value of \$FE. Note that because the FLASH must be programmed one aligned word at a time and because the security byte resides at an odd address (\$FF0F), the word at \$FF0E must be programmed with a value of \$FFFE.

SEC[1:0]	Security State
0:0	Secured
0:1	Secured
1:0	Unsecured
1:1	Secured

Figure 5. Security Bits

Utilizing the FLASH Security Back Door

In normal single-chip or normal expanded operating modes, the security mechanism may be temporarily disabled only through the use of the back door key access feature. Because the back door mechanism requires support by the target firmware, it is impossible for the back door mechanism to be used to defeat device security unless the capability is designed into the target application. To disable security, the firmware must have access to the 64-bit value stored in the security back door comparison key located in FLASH memory from \$FF00-\$FF07. If

operating in single-chip mode, the key would typically be provided to the firmware through one of the on-chip serial ports. In addition, back door security bypass must be enabled by leaving the most significant bit of the Security byte at \$FF0F erased. To disable the back door security bypass feature, this bit should be programmed to zero.

Once the application receives the 64-bit key, it must set the KEYACC bit in the FCNFG register. After setting the KEYACC bit, the firmware must write the received 64-bit key to the security back door comparison key memory locations (\$FF00-\$FF07) as four 16-bit words, in sequential order. Finally, the KEYACC bit must be cleared. If all four 16-bit words written to the comparison key memory area matched the corresponding values stored in FLASH, the MCU will be unsecured by forcing the SEC[1:0] bits in the FSEC register to the unsecured state. Note that this operation only temporarily disables the device security. The next time the MCU is reset, the SEC[1:0] bits will be loaded from the security byte at \$FF0F

FLASH Program and Erase
Overview

All FLASH program and erase timings are handled by a hardware state machine, freeing the CPU to perform other tasks during these operations. The timebase for the state machine is derived from the oscillator clock via a programmable down counter. Program and erase operations are accomplished by writing values to the FCMD register. Four commands are recognized in the current implementation and are summarized in **Figure 6**.

Command	Operation	Description
\$20	Memory program	Program 1 aligned word, 2 bytes
\$40	Sector erase	Erase a 512-byte sector
\$41	Mass erase	Erase a 64-Kbyte block
\$05	Erase verify	Verify erasure of a 64-Kbyte block
Other	Illegal	Generate an access error

Figure 6. FLASH Program and Erase Commands

Application Note
Overview of the MC9S12DP256's FLASH

The command register and the associated address and data registers are implemented as a 2-stage first in, first out (FIFO) command buffer. This configuration allows a new command to be issued while the hardware state machine completes the previously issued command. The main reason for this design is to decrease programming time. Without the 2-stage FIFO command buffer, the programing voltage would have to be removed from the FLASH array at the end of each program command to avoid exceeding the high voltage active time, t_{HV}, specification. Applying and removing the programming voltage after each program command would double the time required to program an aligned word. If program commands are continuously available to the state machine, it will keep high voltage applied to the array if the program command operates on the same 64-byte row. If the command in the second stage of the FIFO buffer has changed, the address is not within the same 64-byte row or the command buffer is empty, the high voltage will be removed and reapplied with a new command if required.

To aid the development of a multitasking environment where the CPU can perform other tasks while performing program and erase operations, the FLASH module control registers provide the ability to generate interrupts when a command completes or the command buffer is empty. When the command buffers empty interrupt enable (CBEIE) bit is set, an interrupt is generated whenever the command buffers empty interrupt flag (CBEIF) is set. When the command complete interrupt enable (CCIE) bit is set, an interrupt is generated when the command complete interrupt flag (CCIF) is set. Note that the CCIF flag is set at the completion of each command while the CBEIF is set when both stages of the FIFO are empty.

NOTE:

Because the interrupt vectors are located in FLASH block zero, memory locations in block zero cannot be erased or programmed when utilizing FLASH interrupts in a target application.

FLASH Erasure

As previously discussed, each 64-K block is organized in 1024 rows of 32 words. An erase sector contains 8 rows or 512 bytes. Erase operations may be performed on a sector as small as 512 bytes or on the entire 65,536 byte block. An erased word reads \$FFFF and a programmed word reads \$0000. Program and erase operations are very similar, differing only in the command written to the FCMD register and the data written to the FLASH memory array. The FLASH state machine erase and verify command operation is depicted in the flowchart of Figure 7.




Figure 7. Erase and Verify Flowchart

Before beginning either an erase or program operation, it is necessary to write a value to the FCLKDIV register. The value written to the FCLKDIV register programs a down counter used to divide the oscillator clock, producing a 150-kHz to 200-kHz clock source used to drive the FLASH memory's state machine. The most significant bit of the FCLKDIV register, when set, indicates that the register has been

Application Note
Overview of the MC9S12DP256's FLASH

initialized. If FDIVLD is clear, it indicates that the register has not been written to since the part was last reset. Attempting to erase or program the FLASH without initializing the FCLKDIV register will result in an access error and the command will not be executed.

A combination of the PRDIV8 and FDIV[5:0] bits is used to divide the oscillator clock to the 150-kHz to 200-kHz range required by the FLASH's state machine. The PRDIV8 bit is used to control a 3-bit prescaler. When set, the oscillator clock will be divided by eight before being fed to the 6-bit programmable down counter. Note that if the oscillator clock is greater than 12.8 MHz, the PRDIV8 bit must be set to obtain a proper state machine clock source using the FDIV[5:0] bits. The formulas for determining the proper value for the FDIV[5:0] bits are shown in Figure 8.

```
if (OSCCLK > 12.8 MHz)
    PRDIV8 = 1
else
    PRDIV8 = 0

if (PRDIV 8 == 1)
    CLK = OSCCLK / 8
else
    CLK = OSCCLK

FCLKDIV[5:0] = INT((CLK / 1000) / 200)

FCLK = CLK / (FCLKDIV[5:0] + 1)
```

Figure 8. FCLKDIV Formulas

In the formulas, OSCCLK represents the reference frequency present at the EXTAL pin, NOT the bus frequency or the PLL output. The INT function always rounds toward zero and FCLK represents the frequency of the clock signal that drives the FLASH's state machine.

NOTE:

Erasing or programming the FLASH with an oscillator clock less than 500 kHz should be avoided. Setting FCLKDIV such that the state machine clock is less than 150 kHz can destroy the FLASH due to high voltage over stress. Setting FCLKDIV such that the state machine clock is greater than 200 kHz can result in improperly programmed memory locations.

After initializing the FCLKDIV register with the proper value, the PPAGE register and the BKSEL[1:0] bits must be initialized. The PPAGE register must be written with a value that places the correct 16-K memory block in the PPAGE window that contains the memory area to be erased. If a mass (bulk) erase operation is performed on one of the 64-K blocks, the PPAGE register may be written with any one of the four PPAGE values associated with a 64-K block. Note that when performing a mass or sector erase in the address range of one of the two fixed pages, \$4000–\$7FFF or \$C000–\$FFFF, the value of the PPAGE register is unimportant.

The BKSEL[1:0] bits, located in the FCNFG register, are used to select the banked status and control registers associated with the 64-K FLASH block in which the erase operation is to be performed. As shown in **Figure 1**, the value of the FLASH block number decreases with increasing PPAGE values. Closely examining **Figure 1** reveals that the correct value for the BKSEL[1:0] bits is the one's complement of the PPAGE[3:2] register bits. Even though the flowchart shows the block select bits being written before the PPAGE register, these registers may be written in reverse order. This makes the code implementation straight forward since the value of the block select bits may be easily derived from the value written to the PPAGE register.

After initializing the PPAGE register and the block select bits, the command buffer empty interrupt flag (CBEIF) bit should be checked to ensure that the address, data and command buffers are empty. If the CBEIF bit is set, the buffers are empty and a program or erase command sequence can be started. The next three steps in the flowchart must be strictly adhered to. Any intermediate writes to the FLASH control and status registers or reads of the FLASH block on which the operation is being performed will cause the access error (ACCERR) flag to be set and the operation will be immediately terminated. For a mass erase operation, the address of the aligned data word may be any valid address in the 64-K block. For a sector erase, only the upper seven address bits are significant, the lower eight bits are ignored. For all erase operations, the data written to the FLASH block is ignored.

Application Note Overview of the MC9S12DP256's FLASH

After writing a program or erase command to the FCMD register, the CBEIF bit must be written with a value of 1 to clear the CBEIF bit and initiate the command. After clearing the CBEIF bit, the ACCERR and PVIOL bits should be checked to ensure that the command sequence was valid. If either of these bits is set, it indicates that an erroneous command sequence was issued and the command sequence will be immediately terminated. Note that if either or both of the ACCERR and PVIOL bits are set, they must be cleared by writing a 1 to each flag's associated bit position before another command sequence can be initiated. Five bus cycles after the CBEIF bit is cleared, the CCIF flag will be cleared by the state machine indicating that the command was successfully begun. If a previous command has not been issued, the CBEIF bit will become set, indicating that the address, data, and command buffers are available to begin a new command sequence.

Once the erase command has completed, erasure of the sector or block should be verified to ensure that all locations contain \$FF. When erasing a 512-byte sector, each byte or word must be checked for an erased condition using software. Fortunately, however, the state machine has a verify command built into the hardware to perform an erase verify on the contents of any of the 64-K blocks. The command sequence used to perform an erase verify is identical to that of performing an erase command except that the erase verify command (\$05) is written to the FCMD register and the block select bits and the PPAGE register need not be rewritten. If all locations in a 64-K block are erased, a successful erase verify will cause the BLANK bit in the FSTAT register to be set. Note that the BLANK bit must be cleared by writing a 1 to its associated bit position before the next erase verify command is issued.

FLASH Programming

As mentioned in the previous section, the erase and program operations follow a nearly identical flow. There are, however, some minor changes to the flow that can improve the efficiency of the programming process. To take advantage of the decreased programming time provided by the 2-stage FIFO command buffer, it must be kept full with programming commands. As the flowchart in **Figure 9** shows, rather than waiting for each programming command to complete, a new programming command is issued as soon as the CBIEF flag is set. This allows the programming voltage to remain applied to the array as long as the next

aligned word address remains within the same 64-byte row. Therefore, to minimize programming times, blocks of data to be programmed into the FLASH array should begin on a 64-byte boundary and be a multiple of 64 bytes.

Verification of programmed data should be performed only after a block of data has been programmed and all programming commands have completed. Performing a read operation on the FLASH array while a programming command is executing will cause the ACCERR flag to be set and all current and pending commands are terminated.




Figure 9. Programming Flowchart

Application Note General FLASH Serial Bootloader Requirements

General FLASH Serial Bootloader Requirements

A program such as the FLASH serial bootloader has two important requirements. First, it must have minimal impact on the final product's software performance. Second, it should add little or no cost to the hardware design. Because the MC9S12DP256 includes a variety of on-chip communications modules, five CAN modules, one J1850 module, two SCI ports, and three SPI modules, no additional external hardware should be required. Designs incorporating a CAN or J1850 network connection could easily incorporate the existing connection into the bootloader to download the new FLASH data. For applications not utilizing a network connection in the basic design, one of the two SCI ports can be used. In many systems, the SCI may be a part of the hardware design since it is often used as a diagnostic port. If an RS232 level translator is not included as part of the system design, a small adapter board can be constructed containing the level translator and RS232 connector. This board can then be used by service personnel to update the system firmware. Using such an adapter board prevents the cost of the level translator and connector from being added to each system. In addition to the SCI port, a single input pin is required to notify the serial bootloader startup code to execute the bootloader code or jump to the system application program.

As mentioned previously, because the MC9S12DP256's interrupt and reset vectors reside in the protected bootblock, they cannot be changed without erasing the bootblock itself. Even though it is possible to erase and reprogram the bootblock, it is inadvisable to do so. If anything goes wrong during the process of reprogramming the bootblock, it would be impossible to recover from the situation without the use of BDM programming hardware. For this reason, a bootloader should include support for a secondary interrupt and reset vector table located just below the protected bootblock area. Each entry in the secondary interrupt table should consist of a 2-byte address mirroring the primary interrupt and reset vector table. The secondary interrupt and reset vector table is utilized by having each vector point to a single JMP instruction that uses the CPU12's indexed-indirect program counter relative addressing mode. This form of the JMP instruction uses four bytes of

memory and requires just six CPU clock cycles to execute. For systems operating at the maximum bus speed of 25.0 MHz, six bus cycles adds only 240 ns to the interrupt latency. In most applications, this small amount of additional time will not affect the overall performance of the system.

Bootloader S-Record Format

The S-record object file format was designed to allow binary object code and/or data to be represented in printable ASCII hexadecimal format allowing easy transportation between computer systems and development tools. For M68HC12 Family members supporting less than 64 Kbytes of address space, S1 records, which contain a 16-bit address, are sufficient to specify the location in the device's memory space where code and/or data are to be loaded. The load address contained in the S1 record generally corresponds directly to the address of on-chip or off-chip memory device. For M68HC12 devices that support an address space greater than 64 Kbytes, S1 records are not sufficient.

Because the M68HC12 Family is a 16-bit microcontroller with a 16-bit program counter, it cannot directly address a total of more than 64 Kbytes of memory. To enable the M68HC12 Family to address more than 64 Kbytes of program memory, a paging mechanism was designed into the architecture. Program memory space expansion provides a window of 16-Kbyte pages that are located from \$8000–\$BFFF. An 8-bit paging register, called the PPAGE register, provides access to a maximum of 256, 16-Kbyte pages or 4 megabytes of program memory. While there may never be any devices that contain this much on-chip memory, the MC68HC812A4 is capable of addressing this much external memory. In addition, the MC9S12DP256 contains 256 Kbytes of on-chip FLASH residing in a 1MB address space.

While many high-level debuggers are capable of directly loading linked, absolute binary object files into a target system's memory, the bootloader does not have that ability. The bootloader is only capable of loading object files that are represented in the S-record format. Because S1 records only contain a 16-bit address, they are inadequate to specify a load address for a memory space greater than 64 Kbytes. S2 records, which contain a 24-bit load address, were originally defined for loading object files into the memory space of the M68000 Family. It would seem

Application Note General FLASH Serial Bootloader Requirements

that S2 records would provide the necessary load address information required for M68HC12 object files. However, as those who are familiar with the M68000 Family know, the M68000 has a linear (non-paged) address space. Thus, development tools, such as non-volatile memory device programmers, interpret the 24-bit address as a simple linear address when placing program data into memory devices.

Because the M68HC12 memory space expansion is based on 16-Kbyte pages, there is not a direct one-to-one mapping of the 24-bit linear address contained in the S2 record to the 16-Kbyte program memory expansion space. Instead of defining a new S-record type or utilizing an existing S-record type in a non-standard manner, the bootloader's program FLASH command views the MC9S12DP256's memory space as a simple linear array of memory that begins at an address of \$C0000. This is the same format in which S-records would need to be presented to a stand alone non-volatile memory device programmer.

The MC9S12DP256 implements six bits of the PPAGE register which gives it a 1MB program memory address space that is accessed through the PPAGE window at addresses \$8000–\$BFFF. The lower 768-K portion of the address space, accessed with PPAGE values \$00–\$2F, are reserved for external memory when the part is operated in expanded mode. The upper 256 K of the address space, accessed with PPAGE values \$30–\$3F, is occupied by the on-chip FLASH memory. The mapping between the linear address contained in the S-record and the 16-Kbyte page viewable through the PPAGE is shown in **Figure 10**.

The generation of S-records that meet these requirements is the responsibility of the linker and/or S-record generation utility provided by the compiler/assembler vendor. Cosmic Software's linker and S-record generation utility is capable of producing properly formatted S-records that can be used by the bootloader. Other vendor's tools may or may not posses this capability. For those compilers and assemblers that produce "banked" S-records, an S-record conversion utility, SRecCvt.exe, is available on the Web that can be used to convert "banked" S-records to the linear S-record format required by the serial bootloader.

NOTE:

The bootloader is limited to receiving S-records containing a maximum of 64 bytes in the code/data field. If an S-record containing more than 64 bytes in the code/data field is received, an error message will be displayed.

PPAGE Value	S-Record Address Range	Memory Type
\$00–\$2F	\$00000-\$BFFFF	Off-chip memory
\$30	\$C0000-\$C3FFF	On-chip FLASH
\$31	\$C4000-\$C7FFF	On-chip FLASH
\$32	\$C8000-\$CBFFF	On-chip FLASH
\$33	\$CC000-\$CFFFF	On-chip FLASH
\$34	\$D0000-\$D3FFF	On-chip FLASH
\$35	\$D4000-\$D7FFF	On-chip FLASH
\$36	\$D8000-\$DBFFF	On-chip FLASH
\$37	\$DC000-\$DFFFF	On-chip FLASH
\$38	\$E0000-\$E3FFF	On-chip FLASH
\$39	\$E4000-\$E7FFF	On-chip FLASH
\$3A	\$E8000-\$EBFFF	On-chip FLASH
\$3B	\$EC000-\$EFFFF	On-chip FLASH
\$3C	\$F0000-\$F3FFF	On-chip FLASH
\$3D	\$F4000-\$F7FFF	On-chip FLASH
\$3E	\$F8000-\$FBFFF	On-chip FLASH
\$3F	\$FC000-\$FFFFF	On-chip FLASH

Figure 10. MC9S12DP256 PPAGE to S-Record Address Mapping

The conversion of the linear S-record load address to a PPAGE number and a PPAGE window address can be performed by the two formulas shown in Figure 11. In the first formula, PageNum is the value written to the PPAGE register, PPAGEWinSize is the size of the PPAGE window which is \$4000. In the second formula, PPAGEWinAddr is the address within the PPAGE window where the S-record code/data is to be loaded. PPAGEWinStart is the beginning address of the PPAGE window which is \$8000.

Application Note General FLASH Serial Bootloader Requirements

```
pageNum = SRecLoadAddr / PPAGEWinSize;

PPAGEWinAddr = (SRecLoadAddr % PPAGEWinSize) + PPAGEWinStart;
```

Figure 11. PPAGE Number and Window Address Formulas

Using the S-Record Bootloader The S-record bootloader presented in this application note utilizes the on-chip SCI for communications with a host computer and does not require any special programming software on the host.

The bootloader presented in this application note can be used to erase and reprogram all but the upper 4 K of on-chip FLASH memory. The bootloader program utilizes the on-chip SCI for communications and does not require any special programming software on the host computer. The only host software required is a simple terminal program that is capable of communicating at 9600 to 115,200 baud and supports XOn/XOff handshaking.

Invoking the bootloader causes the prompt shown in **Figure 12** to be displayed on the host terminal's screen. The lowercase ASCII characters a through c comprise the three valid bootloader commands. These three lowercase characters were selected, rather than the ASCII characters 1 through 3, to prevent accidental command execution. If a problem occurs while programming the FLASH, an error message is displayed, and the bootloader will redisplay its prompt and wait for a command entry from the operator. Because the host computer will continue sending the S-record file, each character of the S-record file would be interpreted as an operator command entry. Since S-records contain all of the ASCII numeric characters, it is highly likely that one of them would be understood as a valid command.

```
MC9S12DP256Bootloader

a) Erase Flash
b) Program Flash
c) Set Baud Rate
?
```

Figure 12. Serial Bootloader Prompt

Erase FLASH Command

Selecting the erase function by typing a lowercase a on the terminal will cause a bulk erase of all four 64-K FLASH arrays except for the 4-k boot block in the upper 64-K array where the S-record bootloader resides. After the erase operation is completed, a verify operation is performed to ensure that all locations were properly erased. If the erase operation is successful, the bootloader's prompt is redisplayed.

If any locations were found to contain a value other than \$FF, an error message is displayed on the screen and the bootloader's prompt is redisplayed. If the MC9S12DP256 device will not erase after one or two attempts, the device may be damaged.

Program FLASH Command

To increase the efficiency of the programming process, the S-record bootloader uses interrupt driven, buffered serial I/O in conjunction with XOn/XOff software handshaking to control the S-record data flow from the host computer. This allows the bootloader to continue receiving S-record data from the host computer while the data from the previously received S-record is programmed into the FLASH.

NOTE:

The terminal program must support XOn/XOff handshaking to properly reprogram the MC9S12DP256's FLASH memory.

Typing a lowercase b on the terminal causes the bootloader to enter the programming mode, waiting for S-records to be sent from the host computer. The bootloader will continue to receive and process S-records until it receives an S8 or S9 end of file record. If the object file being sent to the bootloader does not contain an S8 or S9 record, the bootloader will not return its prompt and will continue to wait for the end of file record. Pressing the system's reset switch will cause the bootloader to return to its prompt.

If a FLASH memory location will not program properly, an error message is displayed on the terminal screen and the bootloader's prompt is redisplayed. If the MC9S12DP256 device will not program after one or two attempts, the device may be damaged or an S-record with a load address outside the range of the available on-chip FLASH may have been received. The S-record data must have load addresses in the range \$C0000–\$FFFFF. This address range represents the upper 256 Kbytes of the 1-MB address space of the MC9S12DP256.

Set Baud Rate Command

While the default communications rate of the bootloader is 9600 baud, this speed is much too slow if the majority of the MC9S12DP256's FLASH is to be programmed; however, it provides the best compatibility for initial communications with most terminal programs. The set baud rate command allows the bootloader communication rate to be set to one of four standard baud rates. Using a baud rate of 57,600 allows the entire 256 K of FLASH to be programmed in just under two minutes.

Typing a lowercase c on the terminal causes the prompt shown in **Figure 13** to be displayed on the host terminal's screen. Entering a number 1 through 4 on the keyboard will select the associated baud rate and issue a secondary prompt indicating that the terminal baud rate should be changed. After changing the terminal baud rate, pressing the enter or return key will return to the main bootloader prompt. The selected baud rate will remain set until the target system is reset.

```
1) 9600
2) 38400
3) 57600
4) 115200
? 3
Change Terminal BR, Press Return
```

Figure 13. Change Baud Rate Prompt

Bootloader Software

The software implementing the serial FLASH bootloader, shown in **Code Listing**, consists of seven basic parts: startup code, bootloader control loop, programming and erase code, serial communications routines, an S-record loader and a secondary interrupt vector jump table. The code is written in a position independent manner so that the generated object code will execute properly from any address.

Startup Code

The bootloader startup code implements several setup and initialization tasks.

The first action performed by the startup code checks the state of pin 6 on port M. If a logic 1 is present, the JMP instruction will continue execution at the address stored in the reset vector of the secondary vector table. If a logic 0 is present at pin 6 of port M, execution continues at the label Boot where the COP watchdog timer is disabled.

After the watchdog timer is disabled, the bootloader copies itself into the upper 4 K of the on-chip RAM. Execution of the bootloader code from RAM is necessary so the portion of FLASH block zero not occupied by the bootloader can be erased and programmed. Notice that only the code between the labels BootStart and BootLoadEnd is copied into RAM. This does not include the secondary vector jump table or the primary interrupt vector addresses since neither is required by the bootloader. After the copy operation is complete, the RAM is relocated to overlay the upper 12 K of FLASH memory between \$D000 and \$FFFF. Writes to the INITRM register do not go into effect until one bus clock after the write cycle occurs. This means that the RAM cannot be accessed at the new address until after this one clock delay. Normally, the store instruction would simply be followed with a NOP instruction to ensure that no unintended operations occurred. However, in this case because the RAM is being moved into the same address space where the CPU is executing, a CPU free cycle must follow the write cycle.

NOTE:

To understand why the store instruction must use extended addressing and must be aligned to an even byte boundary, it is necessary to examine the cycle-by-cycle execution detail of the store instruction.

The STAB instruction using extended addressing requires three clock cycles when executed from internal MCU memory. These three clock cycles consist of a $\mathbb P$ cycle, a $\mathbb W$ cycle and an $\mathbb O$ cycle ($\mathbb P_{\mathbb W}\mathbb O$). The $\mathbb P$ cycle is a program word access cycle where program information is fetched as an aligned 16-bit word. The $\mathbb W$ cycle is the 8-bit data write. Finally, the $\mathbb O$ cycle is an optional cycle that is used to adjust instruction alignment in the instruction queue. An $\mathbb O$ cycle can be a free cycle ($\mathbb P$) or a program word access cycle ($\mathbb P$). When the first byte of an instruction with an odd number of bytes is misaligned (at an odd address), the $\mathbb O$ cycle becomes

Application Note Bootloader Software

a P cycle to maintain queue order. If the first byte is aligned (at an even address), the O cycle is an £ cycle. Consequently, if the first byte of the STAB instruction using extended addressing is aligned to an even byte boundary, the O cycle will be an £ cycle. This will then provide the cycle of delay required while the RAM is overlaying the FLASH. Because the default address of the INITRM register is in the direct page addressing range, most assemblers will use direct rather than extended addressing. The greater than character (>) appearing as the first character in the operand field of the STAB instruction is used to force extended addressing. Note that some assemblers may not recognize this modifier character.

The main reason for relocating the RAM, rather than executing the bootloader at the RAM's default address, is to allow the SCI0 interrupt vector to be changed. Because the on-chip RAM has a higher priority in the memory decoding logic than the on-chip FLASH, overlaying the FLASH with the on-chip RAM causes the RAM to be accessed rather than the FLASH. Due to the fact that the bootloader's communications routines utilize the SCI in a buffered, interrupt driven mode, the SCI0 interrupt vector must be initialized to point to the bootloader's SCI interrupt service routine.

After relocating the on-chip RAM, the startup code initializes the PLL and engages it as the bus clock. The values for the REFDV and SYNR registers are calculated by the assembler based on values of the oscillator frequency (OscClk), final bus frequency (feclock), and the desired reference frequency (RefClock). In this case, the final bus frequency is specified to be 24.0 MHz. Because this is an integer multiple of the oscillator frequency, the oscillator frequency can be used as the reference clock for the PLL. This results in a value of zero being written to the REFDV register. To obtain a bus clock of 24 MHz, the reference frequency must be multiplied by three. The value written to the SYNR register multiplies the reference clock by SYNR+1 to generate the bus clock. Therefore, a value of two is written to the SYNR register to obtain a 24-MHz bus clock. Note that the four NOP instructions following the STAB instruction work around a bug in the 0K36N mask set. This errata manifested itself in the LOCK bit not being cleared until several bus cycles after a write to the SYNR register had occurred. Also note that a 24-MHz bus clock was chosen to support a baud rate of 115,200.

The final actions performed by the startup code initialize the FCLKDIV register and call the SCIInit subroutine. The value written to the FCLKDIV register is calculated by the assembler and is based on the MC9S12DP256's oscillator frequency, not the bus frequency. The SCIInit subroutine initializes the SCIO hardware and associated data structures needed to support buffered, interrupt driven communications. It accepts a single parameter in the D accumulator that is used to set the initial baud rate.

Bootloader Control Loop

After the startup code has completed its task, a sign-on message is displayed and the bootloader enters its main control loop. At the start of the loop, the X index register is loaded with the address of the bootloader prompt and the subroutine PromptResp is called. The PromptResp subroutine is used to display a null terminated (\$00) character string and then waits for a single character response from the operator. Upon receipt of a character, the PromptResp subroutine returns and a range check is performed on the received character to ensure it is a valid command. If the received character is not a valid command, the entry is ignored and the prompt is redisplayed.

If the received character is one of the three valid commands, its ASCII value is used as an index into a table of offsets. However, before being used as an offset, the upper four bits of the ASCII value must be removed. Next, one must be subtracted from the remaining value because the first entry in the table is at an offset of zero. The result of the subtraction must then be multiplied by two because each entry in the table consists of two bytes. Next the LEAX instruction is used in conjunction with program counter relative (PCR) indexed addressing to load the address of the command table into the X index register in a position independent manner. Because the B accumulator contains an offset to the proper entry in the command table, the LDD instruction uses B accumulator offset indexed addressing to retrieve the entry from the table.

Examining the command table at label CmdTable, it can be seen that the table does not contain the absolute address of the command to execute. Rather each table entry contains an offset from the beginning of the table to the start of the command. This offset, when added to the

Application Note Bootloader Software

base address of the table contained in the X index register, produces the absolute address of the first instruction of the requested command. Using offsets in the command table in conjunction with calculating the beginning of the table in a position independent manner, allows a computed GOTO to be performed in a position independent manner. Finally, the JSR instruction uses accumulator offset indexed addressing to calculate the address of the command and calls the command as a subroutine.

Upon return from the command, the value of the global variable <code>ErrorFlag</code> is examined. If it contains a value of zero, the command completed without any errors. In this case, the code branches back to the top of the command loop where the bootloader prompt is redisplayed. If, however, an error occurred during command execution, the value in <code>ErrorFlag</code> is used as an index into a table of offsets to null terminated error strings. Calculation of the absolute address of the error string is performed in much the same manner as the calculation of the absolute address of the command. After displaying the error message, the code branches back to the top of the command loop where the bootloader prompt is redisplayed.

Program Command Code

The firmware required to implement the FLASH programming command consists of two subroutines. The first subroutine, ProgFlash, is called through the command table. This subroutine coordinates the activities required by the ProgFBlock subroutine which performs the actual programming of the FLASH memory. The ProgFlash subroutine begins by calling the GetSRecord subroutine which is used to receive a single S-record from the host computer. Having received an valid S-record, the subroutine performs several checks to ensure that the S-record meets the programming requirements of the MC9S12DP256. Because the MC9S12DP256's FLASH may only be programmed an align word at a time, both the code/data field length and the load address must be even numbers. If either value is odd, an error code is stored in the ErrorFlag global variable and the FLASH programming operation is terminated.

Next, the received S-record type is checked. Reception of an S8 or S9 S-record terminates the program FLASH command returning to the bootloader's control loop where the prompt is redisplayed. S0 records, designated as header records, do not contain any program or data and are simply ignored. Because the linear S-record addresses for the MC9S12DP256 begin at \$C0000 as shown in Figure 10, only S2 S-records may be used to program the on-chip FLASH. Because the GetSRecord subroutine is capable of receiving S0, S1, S2, S8 and S9 S-records, the program FLASH command is terminated and an error code is returned in the ErrorFlag global variable if an S1 record is received.

After checking the received S-record type, a range check is performed on the S-record load address to ensure it is within the range of the on-chip FLASH minus the size of the 4 K protected area containing the bootloader. When performing the range check, the load address is first checked against SReclow, the lowest valid S-record address for the on-chip FLASH. However, when checking against the upper limit, SRecHi, the number of code/data bytes contained in the S-record must be added to the load address before the comparison is performed. This ensures that even though the initial load address is less than the upper limit, none of the S-record code/data falls outside the upper limit.

Finally, the ProgFlash subroutine uses the S-record load address to calculate the PPAGE number and PPAGE window address using the formulas in Figure 11. After initializing the PPAGE register, the PPAGE value is used to calculate a value for the block select bits. Closely examining the PPAGE values and the block numbers as shown in Figure 1, it can be determined that the block number for any of the PPAGE values corresponds to the one's complement of bits two and three of the block's corresponding PPAGE value. After writing the proper value to the block select bits in the FCNFG register, the ProgFBlock subroutine is called to program the received S-record data into the FLASH. If no errors occurred during the programming operation, the code branches to the label FSendPace where an ASCII asterisk character is sent to the host computer to indicate that S-record data was successfully programmed into the FLASH.

Application Note Bootloader Software

The ProgFBlock subroutine performs the task of programming the received S-record data into the on-chip FLASH. While the subroutine generally follows the flowchart in **Figure 9**, some operations have been rearranged to improve the efficiency of the implementation. The first two steps in the flowchart, writing the PPAGE register and block select bits, are performed in the ProgFlash subroutine. Note that the order of these two operations is not important. Because the value for the block select bits is derived from the PPAGE value, the ProgFlash subroutine writes the PPAGE register value first.

The third operation in the flowchart checks the state of the CBEIF bit to ensure that the command buffer is empty and ready to accept a new command. This check is not made at the beginning of the ProgFBlock subroutine because the bit is known to be set when the subroutine completes execution. This condition is inferred by the fact that the CCIF flag is set before the programmed data from the previously received S-record is verified.

The ProgFBlock subroutine begins by retrieving the S-record code/data field length, dividing the value by two and placing the result on the stack. The code/data field length is divided by two because the FLASH is programmed a word at a time. Next, the X and Y index registers are initialized to point to the FLASH and S-record data respectively. Note that the X index register is loaded with the value in the PPAGEAddr global variable. This value, calculated using the second formula in Figure 11, will always point within the PPAGE window. After initializing the pointers, the programming loop is entered at label ProgLoop. Note that within the programming loop there are no instructions that directly correspond to the five bus cycle delay before checking the state of the CBEIF flag after issuing the program command. Instead, the five bus cycle delay is inherent in the three instructions (LDAB, BITB, BNE) used to check the state of the ACCERR and PVIOL status bits. This loop follows the remainder of the flowchart in Figure 9, issuing a new programming command each time the CBEIF flag is set until all of the count in the local variable NumWords is zero.

Before verifying that all of the FLASH locations programmed properly, the firmware must wait until the CCIF flag is set, indicating that all issued programming commands have completed. Failure to observe this

constraint before performing a read operation on the FLASH will result in the setting of the ACCERR bit and any pending programming commands will be terminated. The verification process begins by reinitializing the <code>DataBytes</code> local variable and the X and Y index register pointers. If any of the programmed words do not match the S-record data, a "not equal" condition (Z bit in the CCR equal to 0) is returned.

Erase Command Code

The code comprising the FLASH erase command is not nearly as simple as the programming code; it consists of five subroutines. The reason for the additional complexity surrounds the method that must be used to erase a FLASH block containing protected areas. When a 64-K block has a portion of its contents protected from being erased or programmed, the FLASH's mass erase command cannot be used. Instead, the unprotected areas must be erased one 512-byte sector at a time. Because the time required to erase a sector is 20 ms versus 100 ms for the mass erase operation, erasure of a 64-K block with protected areas requires much longer. In this case where the bootloader resides in a 4-K protected area of block zero, 120 sector erase operations must be performed. Not counting the time required to verify each sector erasure, the sector erase operations require 2.4 seconds (20 ms * 120 sectors).

The FLASH erase command begins with the subroutine <code>EraseFlash</code>, called through the command table. This subroutine coordinates the activities of the other four subroutines. It begins by performing a mass erase and verify on three of the 64-K FLASH blocks. After all three of the 64-K FLASH blocks have been successfully erased, the <code>EraseBlk0</code> subroutine is called to perform a sector by sector erase of the unprotected portion of FLASH block zero.

The EraseBlk0 subroutine begins by allocating and initializing the local variable PPAGECnt. The initialized value of three is the number of 16-K PPAGE windows that will be completely erased a sector at a time. The PPAGE register is initialized with a value passed in the B accumulator from the EraseFlash subroutine. This value, \$3C, places the lower 16 K of FLASH block zero into the PPAGE window. The block select bits are initialized to zero. After loading the X index register with the address

Application Note Bootloader Software

of the start of the PPAGE window and the B accumulator with the number of sectors to erase, the <code>EraseSectors</code> subroutine is called. In addition to erasing the requested number of sectors, the <code>VerfSector</code> subroutine is called to verify the erasure. Note that the <code>VerfSector</code> subroutine verifies the erasure a word at a time because the erase verify command built into the FLASH state machine will only operate on a 64-K block. After <code>EraseBlk0</code> performs the erasure of the lower 48 K of FLASH block zero, the lower 24 sectors (\$8000–\$EFFF) of the upper 16 K of block zero are erased.

Set Baud Rate Command Code

The code comprising the set baud rate command is relatively simple. The subroutine begins by displaying the baud rate change prompt and then waiting for the operator to enter a baud rate selection. A range check is performed on the entered character; if an invalid character is entered, the prompt is redisplayed. If the selection is valid, the upper four bits are masked off, one is subtracted from the lower four bits, and the result is divided by two. The result is used as an index into the BaudTable to retrieve the proper SCIOBD register value for the selected baud rate.

Before switching to the newly selected baud rate, a message is displayed prompting the operator to change the host terminal's baud rate. However, before the SCIOBD register is written with the new value, the firmware must wait until the last character of the message is shifted from the SCIO transmit shift register. Once the last character of the message is sent, the SCIOBD register is written with the new value and the getchar subroutine is called to wait for an indication from the operator that the host terminal baud rate has been changed. Finally, a carriage return/line feed is sent to the terminal before returning to the bootloader control loop.

S-Record Loader Code

The GetSRecord subroutine is used to receive a single S-record from the host computer. GetSRecord begins by allocating space on the stack for two local variables and initializing the X index register. The SRecBytes variable is used to hold the converted value of the S-record length field. This value includes the number of bytes contained in the load address field, the length of the code/data field, and the length of the

checksum field. The variable CheckSum is used to contain the calculated checksum value as the S-record is received. The X index register is initialized to point to the beginning of the 24-bit global variable, LoadAddr, where the received S-record's address is stored. Note also that the most significant byte of LoadAddr is cleared in case an S1 record is received.

After the initializations, a search is begun for the character pairs S0, S1, S2, S8, or S9 which indicate the start of a valid S-record. Once a valid start of record is found, the number of bytes in the load address plus one is stored in the global variable DataBytes. This value is subsequently subtracted from the received S-record length byte to produce a result representing the code/data field length. Before receiving the S-record length byte, the second character of the start of record pair is stored in the global RecType. After receiving the S-record length byte, the value is saved in the local variable SRecBytes. This value is also used to initialize CheckSum which is used to calculate a checksum value as the S-record is received.

The loop beginning at the label RcvData receives the remainder of the S-record including the load address, the code/data field, and the checksum. Note that because each received byte is stored in successive memory locations, the global variables LoadAddr and SRecData must remain in the order they are declared. As each data byte and the checksum is received, it is added into the calculated checksum value. Because the received checksum is actually the one's complement of what the calculated checksum should be, adding the two values should produce a result of \$FF. incrementing the CheckSum variable at the end of the receive loop should produce a result of zero if the checksum and all the S-record fields were received properly. This results in an "equal" condition (CCR Z = 1) being returned if the S-record was properly received and a "not equal" condition (CCR Z = 0) being returned if a problem occurred receiving the S-record.

Operation of the <code>GetSRecord</code> subroutine is supported by the three additional subroutines <code>GetHexByte</code>, <code>IsHex</code>, and <code>CvtHex</code>. The <code>GetHexByte</code> subroutine retrieves two ASCII hex bytes from the serial port and converts them into a single 8-bit data byte that is returned in the B accumulator. The <code>IsHex</code> subroutine is used to check received byte to

Application Note Bootloader Software

ensure that it is an ASCII hexadecimal character. If the character in the B accumulator is a non-hexadecimal character, the subroutine returns a "not equal" condition (CCR Z=0). Otherwise, an "equal" condition (CCR Z=1) is returned. The CvtHex subroutine converts the ASCII hexadecimal character in the B accumulator to a binary value. The result remains in the B accumulator.

Serial Communications Code

The serial communications routines utilize SCI0 to communicate with a host computer. The routines utilize the SCI in an interrupt driven mode, allowing reception of data from the host computer while the bootloader is programming the on-chip FLASH memory. To prevent the possibility of the receive buffer overflowing, the receive routines support XOn/XOff handshaking with the host computer. Because the bootloader does not send large amounts of data to the host computer, XOn/XOff handshaking is not supported by the transmit routines.

To utilize the interrupt driven mode effectively, a circular buffer or queue must be associated with both the transmitter and receiver. The queue acts as an elastic buffer providing a software interface between the received character stream and the MC9S12DP256. In addition to the storage required by the transmit and receive gueues, several other pieces of data are required for queue management. The information necessary to manage the queue consists of a way to determine the next available storage location in each queue, the next available location or piece of data in the queue, and a way to determine if a queue is full or empty. Rather than utilize 16-bit pointers to manage the queues, the communications routines employ four 1-byte variables. RxIn, RxOut, TxIn, and TxOut are used in conjunction with 8-bit accumulator offset indexed addressing to access data in the transmit and receive queues. In addition, two 1-byte variables, RxBAvail and TxBAvail, are used to keep track of the number of bytes available in each queue. When the value in each of these variables is equal to the size of the gueue, the buffer is empty. When the value is zero, the queue is full. Using a byte for the index does not allow support of queue sizes greater than 255 bytes. However, this should not pose severe restrictions for most applications.

The proper queue size for an application will depend on the expected length of messages transmitted and received. If the selected transmit queue size is too small, the routines essentially will behave the same as the polled SCI example. Once the queue fills, the CPU12 will have to wait until a character is transmitted before the next character can be placed in the queue. If the receive queue is too small, there will be a risk that received characters will be lost if the queue becomes full and CPU12 does not remove some of the data before the next piece of data arrives. Conversely, picking queue sizes larger than necessary does not have a detrimental effect on program performance or loss of data. However, it will consume the valuable on-chip memory unnecessarily. If uncertain on the exact queue size for a particular application, it is best to make it larger than necessary. As shown, the transmit and receive queues do not have to be the same size, and their sizes are not required to be an even power of two.

The XOffCount and XOnCount constants are used to manage how full and how empty, respectively, the receive queue is allowed to get before the XOff and XOn control characters are sent to the host computer. The value for XOffCount should be chosen based on the number of bytes that are expected to be sent from the host after a request has been made for the TxIRQ routine to send an XOff to the host. This value, which represents the number of remaining bytes in the receive queue when an XOff should be sent, will depend on the UART characteristics of the host computer. In this case, a value of XOffCount would allow up to 10 additional characters to be sent after a request to send the XOff had been posted. This would allow for the host computer UART with an 8-byte FIFO plus the possible 2-character delay in sending the XOFF character if the transmit shift register and the transmit data register were both full.

The value for XOnCount should be selected such that the queue will never become empty as long as the host has data to send. Setting the correct value for this constant requires analysis of the rate at which data is removed from the queue by the application and the delay before the host computer begins sending data after receiving an XOn. Because the host's characteristics can vary widely, a value of the receive buffer minus eight was arbitrarily chosen. Note that the value of XOnCount represents the number of characters available in the receive queue.

Application Note Bootloader Software

The SCIInit subroutine is used to initialize the SCI hardware and the related queue data structures. The baud rate register (SCIOBD) value for the desired baud rate is passed to the subroutine in the D accumulator. The queue index values RxIn, RxOut, TxIn, TxOut, and the values for RxBAvail and TxBAvail are not specifically initialized by the subroutine because the initial values are set at the point of their declaration. This technique works in this case because the constant values were copied from the FLASH into RAM. In a situation where the variables were declared with a ds (define storage) directive each variable would have to be initialized to its proper value.

When the transmitter and receiver are enabled, notice that only the receive interrupts are enabled. Unlike the receiver interrupts, which may be enabled at all times, the transmit interrupt may be enabled only when the transmit queue contains characters to be sent. Enabling transmit interrupts at initialization would immediately cause a transmitter interrupt even though the transmit queue is empty. This is because the TDRE bit is set whenever the SCI transmitter is in an idle state. The final action performed by the SCIInit subroutine initializes the SCI0 interrupt vector to point to the SCI interrupt routine, SCIISR.

Because each SCI only has a single interrupt vector shared by the transmitter and receiver, a short dispatch routine determines the source of the interrupt and calls either the RXIRQ or TXIRQ. Note that it is not an arbitrary choice to have the dispatch routine check for receiver interrupts before transmitter interrupts. To avoid the loss of received data, an SCI interrupt dispatch routine should always check the receiver control and status flags before checking those associated with the transmitter. Failure to follow this convention will most likely result in receiver overruns when data is received during message transmissions longer than a couple of bytes.

The receive interrupt service routine, RxIRQ, has the responsibility of removing a received byte from the receive data register and placing it in the receive data queue if space is available. In addition, if space available in the queue falls below the value of XOffCount, two variables, SendXOff and XOffSent, are set to a non-zero value and transmitter interrupts are enabled. These actions cause an XOff character to be sent to the host computer the next time a transmit

interrupt is generated. XOffSent is used by the receive interrupt service routine to ensure that only a single XOff character is sent to the host after the space available in the queue falls below the value of XOffCount. XOffSent is also used by the getchar subroutine to determine if an XOn should be sent after each character is removed from the queue. Finally, notice that if the queue becomes full, the received byte is simply discarded.

The transmit interrupt service routine, TxIRQ, has the responsibility of removing a byte from the transmit data queue and sending it to the host computer. Before sending a character from the transmit queue, SendXOff is checked. If it contains a non-zero value, an XOff character is immediately sent to the host. Sending the XOff character before sending data that may be in the transmit queue ensures data flow from the host is stopped before the receive queue overflows. Notice that if the queue becomes empty after a character is transmitted, transmitter interrupts are disabled.

The last two major routines rounding out the serial communication code are the getchar and putchar subroutines. The getchar subroutine's main function is to retrieve a single character from the receive queue and return it to the calling routine in the B accumulator. Notice that if the receive queue is empty, the getchar subroutine will wait until a character is received from the host. Because this action may not be desirable for some applications, a utility subroutine, SCIGetBuf, can be called to determine if any data is in the receive queue. This small subroutine returns, in the B accumulator, a count of the number of data bytes in the receive queue. In addition to managing the receive queue variables each time a character is removed from the gueue, the getchar subroutine checks the state of XOffSent and the number of characters left in the receive queue to determine if an XOn character should be sent to the host computer. If an XOff character was previously sent and the number of characters left in the receive queue is less than XOnCount, an XOn character is sent to the host by calling the putchar routine.

Freescale Semiconductor, Inc.

Application Note Secondary Interrupt Vector Jump Table

The putchar subroutine's main function is to place a single character, passed in the B accumulator, into the transmit queue. Once the character is in the queue and the queue variables have been updated, the transmit interrupt enable (TIE) bit is set. If transmitter interrupts were not previously enabled and the transmit data register empty (TDRE) bit is set, setting the TIE bit will cause an SCI interrupt to occur immediately.

Secondary Interrupt Vector Jump Table

Because the reset and interrupt vectors reside in the protected bootblock, a secondary vector table is located just below the protected bootblock area. Each entry in the secondary interrupt table should consist of a 2-byte address mirroring the primary interrupt and reset vector table. The secondary interrupt and reset vector table is utilized by having each vector point to a single JMP instruction that uses the CPU12's indexed-indirect program counter relative addressing mode. This form of the JMP instruction uses four bytes of memory and requires just six CPU clock cycles to execute. The table in **Figure 14** associates each vector source with the secondary interrupt table address.

Interrupt Source	Secondary Vector Address	Interrupt Source	Secondary Vector Address
Reserved \$FF80	\$EF80	I ² C bus	\$EFC0
Reserved \$FF82	\$EF82	DLC	\$EFC2
Reserved \$FF84	\$EF84	SCME	\$EFC4
Reserved \$FF86	\$EF86	CRG lock	\$EFC6
Reserved \$FF88	\$EF88	Pulse accumulator B over o w	\$EFC8
Reserved \$FF8A	\$EF8A	Modulus down counter under o w	\$EFCA
PWM emergency shutdown	\$EF8C	Port H interrupt	\$EFCC
Port P interrupt	\$EF8E	Port J interrupt	\$EFCE
MSCAN 4 transmit	\$EF90	ATD1	\$EFD0
MSCAN 4 receive	\$EF92	ATD0	\$EFD2
MSCAN 4 errors	\$EF94	SCII	\$EFD4
MSCAN 4 wakeup	\$EF96	SCI0	\$EFD6
MSCAN 3 transmit	\$EF98	SPI0	\$EFD8
MSCAN 3 receive	\$EF9A	Pulse accumulator A input edge	\$EFDA
MSCAN 3 errors	\$EF9C	Pulse accumulator A over o w	\$EFDC
MSCAN 3 wakeup	\$EF9E	Timer over o w	\$EFDE
MSCAN 2 transmit	\$EFA0	Timer channel 7	\$EFE0
MSCAN 2 receive	\$EFA2	Timer channel 6	\$EFE2
MSCAN 2 errors	\$EFA4	Timer channel 5	\$EFE4
MSCAN 2 wakeup	\$EFA6	Timer channel 4	\$EFE6
MSCAN 1 transmit	\$EFA8	Timer channel 3	\$EFE8
MSCAN 1 receive	\$EFAA	Timer channel 2	\$EFEA
MSCAN 1 errors	\$EFAC	Timer channel 1	\$EFEC
MSCAN 1 wakeup	\$EFAE	Timer channel 0	\$EFEE
MSCAN 0 transmit	\$EFB0	Real-time interrupt	\$EFF0
MSCAN 0 receive	\$EFB2	IRQ	\$EFF2
MSCAN 0 errors	\$EFB4	XIRQ	\$EFF4
MSCAN 0 wakeup	\$EFB6	SWI	\$EFF6
FLASH	\$EFB8	Unimplemented instruction trap	\$EFF8
EEPROM	\$EFBA	COP failure reset	\$EFFA
SPI2	\$EFBC	Clock monitor fail reset	\$EFFC
SPI1	\$EFBE	Reset	\$EFFE

Figure 14. Secondary Vector Table Addresses for a 4-K Bootblock

- \$BFFF).

AN2153	Code Listing				
	00000000	RegBase:	edn	0000\$	
			opt	lis	
	≽	offset:	macro		
	: Σ	PCSave:	set	*	
	м м		org	0:\$	
	Σ ;	switch:	macro		
	Σ >	IIC	'.text'		
	E Z		endif	4 (C)	
	M		endm		
	007A1200	, OscClk:	edn	8000000	; oscillator clock frequency.
	016E3600	fEclock:	eđn	24000000	
	007A1200	RefClock:	edn	8000000	; reference clock used by the PLL.
	0000000	REFDVVal:	edn	(OscClk/RefClock)-1	
	00000002	SYNRVal:	edn	(fEclock/RefClock)-1	; value for the SYNR register.
	0000000		+ 1	OSCCIK>12800000	Ų
		кськртууат:	equ else	(OSCCIK/ZUUUUV/8)+FDIV8	; value for the FCLKDIV register.
	00000028	FCLKDIVVal:	eďn	(Oscclk/200000)	; value for the FCLKDIV register.
			endif		
	0000000	Baud115200:	edn	fEclock/16/115200	register value for
	0000001A	Baud57600:	edn	fEclock/16/57600	register value for
	00000027	Baud38400:	edn	fEclock/16/38400	register value for
	2600000	Baud9600:	edn	fEclock/16/9600	; baud register value for 9,600 baud.
	0008000	FlashStart:	6011	0008%	start address of the flash window.
	00001000	BootBlkSize:	edu	4096	; Erase protected bootblock size.
	00001000	RAMStart:	eďn	\$1000	t RAM base address.
	0000FF80	StackTop:	eđn	\$££80	; stack location after RAM is moved.
	00003000	RAMBoot:	eđn	\$3000	; starting RAM address where the bootload
	00000200	SectorSize:	edn	512	a Flash Sector.
	00004000	PPAGESize:	eđn	16384	; size of the PPAGE window (\$8000 - \$BFFF
				0000	
		SRECLOW:	eđn	300000	i lowest S-kecord load address accepted i by the bootloader.
	000FF000	SRecHi:	edn	\$££000	
					; accepted by the bootloader.

; Flash failed to erase.; S-Record out of range.; Flash programming error.; Received S-Record contained an odd number; of data bytes.	5 ; S-Record Address is odd. 6 ; S-Record is too long. ************************************		; execute the bootloader?; no. jump to the program pointed to by the ; secondary reset vector.	; keep watchdog disabled.	the st	; move a byte of the bootloader into RAM. ; dec byte count, move till done.	; write to the INITRM register to overlay the Flash ; bootblock with RAM.	; PC currently at an odd byte boundary?	; this instruction MUST use extended addressing an be; aligned to an even byte boundary.	; set the REFDV register.	reguirec
. 1 T	5 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	\$£000	PTIM,#\$40,Boot [Reset-BootBlkSize,pcr]	COPCTL	#StackTop #BootStart #RAMBoot #BootLoadEnd #BootStart	l,x+,l,y+ d,MoveMore	#\$c0+RAMHAL	*&\$0001<>>0	> INITRM	#REFDVVal REFDV #SYNRVal	SYNR
nbe ann be nbe nbe nbe nbe nbe nbe nbe nbe nb	***** edn *****	org	brclr jmp	clr	lds ldx ldy ldd subd	movb	ldab	if endif	stab	ldab stab ldab	stab nop nop
SORecType: SlecType: SlecType: SRecType: SPRCType: / FEraseError: SRecRngErr: FlashPrgErr: FlashPrgErr:	SRecLenErr: ; ; ;*******************************		BootStart:	Boot:	BootCopy:	MoveMore:					
00000030 00000031 00000032 00000038 00000001 00000002 00000003	90000000	0000F000	0000F000 1F02514004 0000F005 05FBFFF5	0000F009 79003C		0000F01B 180A3070 0000F01F 0434F9	0000F022 C6C1	00000000	0000F024 7B0010	0000F027 C600 0000F029 5B35 0000F02B C602	
											AN2153

; wait here till the PLL is locked. ; switch the bus clock to the PLL.	; value for the Flash clock divider register.	; set SCI to 9600 baud.	; get the bootloader signon message ; send it to the terminal.	; clear the global error flag. ; get the bootloader prompt	; go display the prompt & get a 1 character response.	. just re-display the pro	; greater than 'c'?	, yes. just re-aispiay the prompt. ; no. mask off the upper nybble.	ne comn	; mult by 2 as each cmd table entry is a 2 byte address.	; point to the command table. ; get offset from the beginning of the table to the omd) 	; error executing the command?	; no. go display the prompt, wait for entered command.	indexing.	; mult by 2 because each address in the table is 2 bytes.	to the error table.	start of the table to the	; calc the address of the error string from the table.	, send ellot message to the refinitial. ; go display the prompt.	***************************************	; send prompt to the terminal.	; go get the user's choice.	; echo it.	; save it.	; go to the next line.		; restore the entered character.		***************************************	
CRGFLG,#LOCK,* CLKSEL,#PLLSEL	#FCLKDIVVal FCLKDIV	#Baud9600 SCIInit,pcr	SignOn,pcr OutStr,pcr	ErrorFlag,pcr BLPrompt,pcr	PromptResp #\$61	CmdLoop	#\$63	CMALOOP #\$0f	-		CmdTable, por b ×	d, x	ErrorFlag,pcr	CmdLoop		,	ErrorTable,pcr	x,'q	α, x	Outser, per CmdLoop	***********	OutStr,pcr	getchar,pcr	putchar, pcr		CrlfStr,pcr	OutStr,pcr			************	
nop brclr bset	ldab stab	ldd jsr cli	leax jsr	clr leax	bsr	blo	cmpb	andb	decb	lslb	Leax 123	jsr	ldab	bed	decb	lslb	leax	ldd '	Leax	bra		jsr	jsr	jsr	dhsq	leax	jsr	pulb	rts		
			;	CmdLoop:																	******	, PromptResp:							,	*******	
0000F032 A7 0000F033 4F3708FC 0000F037 4C3980	0000F03A C628 0000F03C 7B0100	0000F03F CC009C 0000F042 15FA046F 0000F046 10EF		0000F050 69FA0546 0000F054 1AFA0064	0000F058 072A			0000F060 ZZEE			0000F066 LAFA0031		0000F06E E6FA0528						0000FU/C TAE6	0000F082 20CC	*	0000F084 15FA03EA	0000F088 15FA04B8	0000F08C 15FA04E9	0000F090 37	0000F091 1AFA0060			0000F09A 3D	*	
AN2153	3																														_

ble ; cmd table entry for 'Erase Flash' command. ; cmd table entry for 'Program Flash' command. ; cmd table entry for 'Set Baud Rate' command.	P256 Bootloader", \$0d, \$0a, 0	e Flash",\$0d,\$0a h",\$0d,\$0a e",\$0d,\$0a		",\$0d,\$0a 0a 0a \$0a	BR, Press Return",0	rorTable rrorTable rrorTable rrorTable	dc.b \$0d,\$0a,"Flash Not Erased",\$0d,\$0a,0 dc.b \$0d,\$0a,"S-Record out of Range",\$0d,\$0a,0 r: dc.b \$0d,\$0a,"Flash Programming Error",\$0d,\$0a,0 r: dc.b \$0d,\$0a,"S-Record code/data length is odd",\$0d,\$0a,0 r: dc.b \$0d,\$0a,"S-Record Address is odd",\$0d,\$0a,0 r: dc.b \$0d,\$0a,"S-Record Code/Data Field Too Long",\$0d,\$0a,0 ***********************************	<pre>; get the baud rate change prompt ; go display the prompt & get a 1 character response.; do a range check. less than '1'? ; yes. just re-display the prompt. ; greater than '4'? ; yes. just re-display the prompt. ; no. mask off the upper nybble. ; not mask off the upper nybble. ; subtract 1 for table indexing. ; multiply by 2 because each table entry is 2 bytes. ; point to the start of the table. ; get the SCIOBD value from the table. ; save the value.</pre>
EraseFlash-CmdTable ProgFlash-CmdTable SetBaud-CmdTable	\$0d,\$0a,"MC9S12DF256	<pre>\$0d,\$0a,"a) Erase Flash",\$0d,\$0a "b) Program Flash",\$0d,\$0a "c) Set Baud Rate",\$0d,\$0a "? ",0</pre>	\$00,\$09,0	\$0d,\$0a,"1) 9600",\$0d,\$0a "2) 38400",\$0d,\$0a "3) 57600",\$0d,\$0a "4) 115200",\$0d,\$0a "? ",0	"Change Terminal	FNotErasedStr-ErrorTable SRecRngStr-ErrorTable FlashPrgErrStr-ErrorTable SRecDataErrStr-ErrorTable SRecAddrErrStr-ErrorTable SRecLenErrStr-ErrorTable	\$0d,\$0a,"Flash Not \$0d,\$0a,"S-Record \$0d,\$0a,"Flash Prc \$0d,\$0a,"S-Record \$0d,\$0a,"S-Record \$0d,\$0a,"S-Record \$0d,\$0a,"S-Record \$0d,\$0a,"S-Record	* BaudFrompt,pcr PromptResp,pcr #\$31 SetBaud #\$34 SetBaud #\$0f BaudTable,pcr
dc.w dc.w	dc.b	dc.b dc.b dc.b	dc.b	dc.b dc.b dc.b dc.b	dc.b	\$\delta \cdot \cdo	dc.b dc.b dc.b dc.b dc.b	equ leax jsr cmpb blo cmpb bhi andb decb lslb lslb leax ldd
CmdTable:	SignOn:	; BLPrompt:	; CrlfStr:	, BaudPrompt:	; BaudChgPrompt:	; ErrorTable:	173 FVOLErasedStr: 125 SRecRngStr: 173 FlashPrgErrStr: 1265 SRecDataErrStr: 1265 SRecIenErrStr: 1365 SRecI	SetBaud:
0000F09B 0288 0000F09D 01A7 0000F09F 0169	0000F0A1 0D0A4D433953	0000F0BC 0D0A61292045 1 0000F0CE 62292050726F 0000F0E0 632920536574 0000F0F2 3F2000	0000F0F5 0D0A00	0000F10F8 0D0A31292039 1 0000F103 322920333834 0000F10D 332920353736 0000F117 342920313135 0000F122 3F2000	0000F125 4368616E6765 1	0000F146 000C 0000F148 0021 0000F14A 003B 0000F14C 0057 0000F14E 007C	0000F152 0D0A466C6173 1 0000F167 0D0A532D5265 0 0000F181 0D0A466C6173 1 0000F19D 0D0A532D5265 0 0000F1C2 0D0A532D5265 0	0000F204 0000F204 1AFAFEFO 0000F208 15FAFE78 0000F20C C131 0000F21D 25F4 0000F21D 22F0 0000F214 C40F 0000F215 53 0000F21G ECE5 0000F21E 3B

1957034 1924 1924 1924 1924 1924 1924 1924 1924 1925 1924	ud rate. il we change	rate.	* * * * * * * * * * * *	from a am the Flash. st time. cord. or	-bit address.
16	user to change the the terminal. the last character ate.	restore the SCIOBD value from the stack. change the baud rate. go wait for the user to change the baud go to the next line. return.	<pre>; SCIOBD value for 9600 baud. ; SCIOBD value for 38400 baud. ; SCIOBD value for 57600 baud. ; SCIOBD value for 115200 baud. ************************************</pre>	; if either the PVIOL or ACCERR bit is set from a ; previous error, reset them so we can program the ; don't send the progress character the first tim ; the ascil asterisk is the progress character. ; let the user know we've processed an S-Record. ; go get an S-Record. ; non-zero condition means there was an error ino. report the error. ; stop programming. ; stop programming. ; no. report the error. ; stop programming. ; no. report the error. ; stop programming. ; no. check the record type. ; stop programming. ; check the record type. ; stop programming. ; was only S2 records w/ load addresses \$C0000 - ; allowed. ; save error & return.	e're done. an S8 recc e're done. s it an S0 ust ignore S2 record. han \$c0000? eck the upp
15FA024C 4FCC40FC 4FCC40FC 3A 5CC8 15FA0313 1AFAFEC0 15FA0239 3D 15FA0239 3D 15FA0239 3D 15FA0239 3D 15FA0239 3D 15FA0239 3D 15FA032A 15FA032A 15FA032A 15FA033A 15FA033C1004 2063 2073 2073 2073 2073 2069 3 2073 2073 2073 2069 3 2073 2073 2069 3 2073 2073 2069 3 2073 2073 2073 2073 2073 2073 2073 20	BaudChgPrompt,pcr OutStr,pcr SCIOSR1,#TC,*	SCIOBD getchar,pcr CrlfStr,pcr OutStr,pcr	* * * *	* #PVIOL+ACCERR FSTAT FSKipFirst #'*' putchar,pcr GetSRecord,pcr ProgDone DataBytes,pcr,#\$01,DataL #SRecDataErr ProgDone LoadAddr+2,pcr,#\$01,SRec #SRecAddrErr ProgDone ChckNext #SRecType,pcr #STRecType #SPRecType #SPRecType #SPRecType #SPRecType	ProgRtn #S8RecType ProgRtn #S0RecType FSendPace LoadAddr,pcr #SRecLow>>16 ChKHiLimit
14F903 15FA024C 3A 5CC8 15FA0313 1AFAFEC0 15FA0313 1AFAFEC0 15FA032A 15FA032A 15FA032A 15FA032A 15FA032A 15FA032A 15FA032A 15FA032B C62A 15FA032B C62A 205D 205D 205D 205D 205D 205D 205D 205D	leax jsr brclr	puld std jsr leax jsr rts		equuldab stab bra ldab jsr jsr bre ldaa bra bra cmpb bne ldaa	beq cmpb beq cmpb beq ldab cmpb
1AF903 15FA024C 3A 5CC8 15FA0313 1AFAFEC0 15FA0329 3D 00027 0001A 00027 001A 00027 001A 00027 001A 00027 001A 00027 001A 00027 001A 00027 001A 001A 001A 001A 001A 001A 001A 001			BaudTable:	FSendPace: FSkipFirst: FSkipFirst: pataLOK: ; ChckNext:	•
			009C 0027 001A 000D		

yes. S-Record out of range. save the error code $\boldsymbol{\epsilon}$ return.	get the number of bytes in the S-Record. zero extend it. add in the lower 16-bits of the 24-bit address. save rthe result in X. get the upper 8-bits of the 24-bit address. add in possible carry from lower 16-bits. greater than \$0fxxxx? no. S-Record within range. yes. check the lower 16- bits. Out of range? yes. S-Record out of range.	get upper 8-bits of 24-bit load address. zero extend b into y for the 32-bit divide get the lower 16-bits of 24-bit load address. divide the load address by the PPAGE window size. add the PPAGE window start address to the remainder (this gives the PPAGE window load address). lower byte of the quotent is the PPAGE value.	lsrb Stad Frace Stad S	· :	get the block size.
#SRecRngErr ; } ProgDone ; 8	DataBytes, pcr ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	ddr,pcr ; ddr+1,pcr ; 5Size ; nStart ;	#\$03 FCNFG PPAGEWAddr,pcr ProgFBlock,pcr FSendPace #FlashPrgErr ErrorFlag,pcr ; if we fall	- -	DataBytes,pcr ; g
ldaa bra	ldab clra addd tfr ldab adcb cmpb blo cpx	ldab exg ldd ldx ediv addd exg	lsrb lsrb comb andb stab sty jsr lbeq ldaa rts	offset set org ds set switch ifc org endif	ldab
BadSRecRng:	ChkHiLimit:	AddroK:	ProgDone: ProgRtn: ',	PCSave: / NumWords: / LocalSize: /	ProgFBlock:
0000F289 8602 0000F28B 2045	0000F28D E6FA030B 0000F291 87 0000F292 E3FA030A 0000F295 E6FA0303 0000F295 C10F 0000F2A2 C10F 0000F2A2 SEF000	0000F2A7 E6FA02F4 0000F2AB B796 0000F2AD ECFA02EF 0000F2B1 CE4000 0000F2B4 11 0000F2B5 C38000	54 54 51 C403 7B0103 6DFA02D5 15FA000B 1827FF79 8603 6AFA02C4	0000F2D7 0000F2D7 00000000 00000000 00000001 00000001 0000F2D7	0000F2D7 E6FA02C1

A١	0000F2DB 54		lsrb		; divide the byte count by 2 since we program a word
	0000F2DC 37		qusd		; at a time. ; allocate the local.
			1dx	PPAGEWAddr,pcr	PAGE
	0000F2E1 19FA02BD		leay	SRecData, pcr	; point to the received S-Record data.
	0000F2E5 EC71	ProgLoop:	ldd	2,y+	om the bu
	0000F2E7 6C31		std	2,x+	; latch the address & data into the Flash
	00000		ر (ر	# 20 dd	; program/erase bullers.
			Laab	###OG	le program
			stab	FCMD	it to the command register.
			ldab	#CBEIF	; start the command by writing a 1 to CBEIF.
	0000F2F0 7B0105 0000F2F3 F60105		stab 1dab	FSTAT FSTAT	; check to see if there was a problem executing
					1
	0000F2F6 C530		bitb	#PVIOL+ACCERR	; if either the PVIOL or ACCERR bit is set,
	0000F2F8 2627		pne	Return	; return.
			brclr	FSTAT, #CBEIF, *	; wait here till the command buffer is empty.
			dec	NumWords, sp	; any more words to program?
			pne	ProgLoop	until done.
	0000F303 1F010540FB		brclr	FSTAT,#CCIF,*	; no. wait until all commands complete.
	0000F308 E6FA0290	•	ldab	DataBytes, pcr	; get the block size.
	0000F30C 54		lsrb		; divide the byte count by 2 since we verify a
					; word at a time.
	0000F30D 6B80		stab	NumWords, sp	ייים אייים פור מון דייים ייים מייים פור מון דייים יי
			Lax	FFAGEWAGGI, PCI	. yet tile Frack Wildow Flash address.
			רמא. הקיי	skecnara, por	point to the received b-kecord data.
		Veriloop:	Laa	Z,Y+	; get a word irom the builer.
			cpa ,	+ X , Z	as the word in Flash?
			bne	Return	; no. return w/ an error (!= condition).
			dec	Numwords, sp	; yes. done comparing all words?
	0000F31F 26F6	••	bne	VerfLoop	; no. compare some more.
		, Return:	pulb		; deallocate the local.
	0000F322 3D		rts		; return.
	* * * * * * * * * * * * * * * * * * * *	******	*****	*******	*************************
	000004303		7. 20 4. 4. 4.	C	
	0000F323	PCSave:	set	» *	
	00000000		org	\$0	
	00000000	BlockCnt:	ds.b	1	; number of 64K blocks to erase.
	00000001	LocalSize:	set	*	
	0000001		switch	.text text text	
	0000F323		org	PCSave	

			+ + + + + + + + + + + + + + + + + + +	, Wille Life FFAGE register to allow Wiltes to the : proper Flash block	; calculate the value of the block select bits based	; on bits 3:2 of the PPAGE register.		; mask off all but the lower 2 bits.	; select the block to erase.	; latch address for erase command	; perform a bulk erase.			; perform an erase verify.		wait until the command has completed.	i itag a not erased error ii the biANK bit did not set.		: clear the BLANK status bit		; get the current PPAGE value.	; add 4 to select the next 64K Flash block.	; done with 3 of the 64K blocks?	, no.	; block 0 must be erased seperately because it	ains the bootblock.	; put error code where pod can access it.		; return.	bytes) at a time because the bootblock is protected.				; number of 16K PPAGE windows that will be ; completely erased.			
	#\$03		#\$30	FFAGE				#\$03	FCNFG	#FlashStart	#ERASE+MASS	EraseCmd	SaveError	#ERVER+MASS	EraseCmd	FSTAT, #CCIF, *	FSIAI, #BLANK, Erased	#Firaseirror	SAVELLOI #BI,ANK	FSTAT	PPAGE	#\$04	BlockCnt, sp	EraseLoop	EraseBlk0		ErrorFlag,pcr			block 0 a sector (512	0	*	0\$	П	*	.text '.text','.text' PCSave	
endif	ldab	qysd	ldab	scab	lsrb	lsrb	comp	andb	stab	$_{ m ldx}$	ldab	bsr	pne	ldab	bsr	brclr	Drset	Ldaa	Jah Jah	stab	ldab	addb	dec	bne	bsr		staa	pulb	rts	ases Flash	offset	set	org	ds.b	set	switch ifc org endif	
	FraseFlash:		() () () () ()	Et asancop.												VerfCmdOK:			7. 0. 0. 0.	3							SaveError:	FEEDone:		;EraseBlkO era		PCSave:		, PPAGECnt:	 LocalSize:		•
			0000F326 C630		0000F32A 54	0000F32B 54	0000F32C 51	0000F32D C403	0000F32F 7B0103	0000F332 CE8000								0000F349 8601				0000F354 CB04	0000F356 6380		0000F35A 0706			_	0000F361 3D		0000F362	0000F362	00000000	00000000	0000001	0000001 0000001 0000F362	
																																				AN2	153

; 3 16K PPAGE windows will be completely erased. ; PPAGE for first 16K page of block 0 ; (negged in the programm) stock)	ock select to the star of sectors te the PPAC	<pre>; didn't erase. ; go to the next PPAGE. ; done with all full PPAGE blocks? ; no. erase more blocks. ; yes. point to the start of the PPAGE window. ; yes. point to the start of the PPAGE window. ; pertorSize ; number of sectors in PPAGE \$3F ; minus the bootblock. ; erase all sectors outside the bootblock. ; remove the page count from the stack.</pre>	addre ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	of Flash 'x CMD CBEIF STAT, #PVIOL+ACCERR, EraseCmdOK; continue if the privliage violation & 'Access error flags are clear. FEraseError STAT, #CCIF,* i wait until the command has completed. properly erased time because the built in verify command only works on a block (64K)
#3,1,-sp PPAGE	FCNFG #FlashStart #PPAGESize/SectorSize EraseSectors BadBlk0	ppAGE ppAGECnt,sp praceBlkOLoop praceBlkOLoop pressessize-BootBlkSize)/SectorSize; praceBlkSize)/SectorSize; praceBootBlkSize)/sectorSize; praceBootBlkSize)/sectorSize, praceBootBlkSize, p	b,y #ERASE EraseCmd DoEraseVerf VerfSector Rtn SectorSize,x y,EraseSectLoop	rts or sector of Flash std 0,x stab PCMD ldab #CBEIF stab FSTAT, #PVIOL+ACCERR, EraseCmdoK; ldaa #FEraseError rts brclr FSTAT, #CCIF,* i wait clra sector was properly erased word at a time because the built in verify
movb stab	clr ldx ldab bsr bne	inc dec bne ldx ldab bsr pulb	(accumulator) : exg b p: ldab #1 bsr E1 beq Dc rts bsr Ve bne R1 leax Se dbne Y	cor sector std of stab #10 sector was word at a t
EraseBlkO:	EraseBlk0Loop:	BadB1k0:	; ;Erases 'b' (ac; ; EraseSectors: EraseSectLoop: Rtn: DoEraseVerf:	; ; Erasecmd: Erasecmdc: ErasecmdoK: ; ;Verify that a s; ;Must verify a v
ENA 0000F362 1808AF03 0000F366 5B30	0000F368 790103 0000F36B CE8000 0000F36E C620 0000F370 0712	0000F374 720030 0000F377 6380 0000F379 26F0 0000F37B CE8000 0000F37E C618 0000F382 33		0000F398 3D 0000F399 6C00 0000F39B 7B0106 0000F3A0 7B0105 0000F3A3 1F01053003 0000F3A8 8601 0000F3AB 1F010540FB 0000F3B1 3D

<pre>; save the base address of the sector. ; save the sector count. ; we'll check 2 bytes at a time. ; get a byte from the sector. ; yes. dec the sector word count. ; restore the sector count. ; restore the base address of the sector. ; return.</pre>	**************************************	calculated checksum.	; allocate stack space for variables. ; point to the code/data buffer. ; clear the upper byte of the 24 bit address; ; (in case we receive a 16-bit address). ; get a character from the receiver. ; start-of-record character? ; no. go back & get another character. ; yes. we found the start-of-record character (ASCII 'S'); found an SO (header) record. ; no. go check for an S9 record. ; yes. go receive the SO record. (16-bit load address)	<pre>; found an S9 (end) record? (16-bit load address) ; no. go check for an S1 record. ; go receive the S9 record. ; found an S1 record? (16-bit load address) ; no. false start-of-record character received. ; go check for another. ; adjust the storage pointer to compensate for</pre>	
#SectorSize/2 2,x+ d,wordOK #FEraseError SectRtn y,VerfSectLoop		. text .text '.text','.text' PCSave	* -LocalSize,sp LoadAddr,pcr 0,x getchar,pcr #'S' LookForSOR getchar,pcr #SORecType CheckForS9 Addr16	#S9RecType ChkForS1 Addr16 #S1RecType ChkForS2	
pshx pshy ldy ldd ibeq ldaa bra dbne clra puly rts	* 0 2 0 70	ds.b set switch ifc org	equ leas leax clr jsr cmpb bne jsr cmpb bne	cmpb bne bra cmpb bne	
VerfSector: VerfSectLoop: WordOK: SectRtn:	. '. PCSave: ', '. SRecBytes:	CheckSum: ; LocalSize: ;	GetSRecord: LookForSOR:	CheckFors9: ; ChkFors1: Addr16:	
0000F3B2 34 0000F3B3 35 0000F3B4 CD0100 0000F3B7 EC31 0000F3B9 048404 0000F3BE 2004 0000F3C0 0436F4 0000F3C3 87 0000F3C4 31 0000F3C5 30	0000F3C7 0000F3C7 00000000	00000001 00000002 00000001 0000F3C7	0000F3C7 0000F3C9 1AFA01D2 0000F3C9 1AFA01D2 0000F3CB 6900 0000F3CF 15FA0171 0000F3D3 C153 0000F3D5 26F8 0000F3D7 15FA0169 0000F3DB C130 0000F3DB C130	00000F3E1 C139 00000F3E5 2004 00000F3E7 C131 00000F3E9 2609	

; a 2 byte load address. ; 2 address bytes plus the checksum. ; go receive the S9 record.	; S2 record? (24-bit load address) ; go receive the S9 record.	 i no. s8 record? (24-bit transfer address) i no. go look for next Start of Record. i 3 address bytes plus the checksum. i yes. save the record type. 	<pre>; get the S-Record length byte. ; return if there was an error. ; save the total number of S-Record bytes we ; are to receive. ; initialize the checksum calculation with the</pre>	<pre>; data byte count ; subtract the load address & checksum field ; length from the data field count. ; save the code/data field size. ; is the code/data field <= 64? ; yes. it can be received. ; no. the code/data field is limited to 64 bytes. ; return with the error code in a.</pre>	S-Record data byte. if there was an error. ie byte in the data buff byte into the checksum e result. d all the S-Record byte get some more. ksum was ok, the result	equ * cmpb #'0' ; yes. character is not hex. return a non-zero blo NotHex ; ccr indication. cmpb #'9' ; yes. character is not hex. return a non-zero ; ccr indication. bls IsHexl ; yes. character is hex. return a zero ccr indication. cmpb #'9' ; yes. character is hex. return a zero ccr indication. bls IsHexl ; yes. character is not hex. return a non-zero ; ccr indication. cmpb #'A' ; yes. character is not hex. return a non-zero ; ccr indication.
#3 DataBytes,pcr SaveRecType	#S2RecType ChkForS8 Addr24	#S8RecType LookForSOR #4 DataBytes,pcr RecType,pcr	GetHexByte,pcr BadSRec SRecBytes,sp CheckSum,sp	DataBytes,pcr DataBytes,pcr #64 RovData #SRecLenErr BadSRec	GetHexByte, pcr BadSRec 1,x+ CheckSum, sp CheckSum, sp SRecBytes, sp RvyData CheckSum, sp LocalSize, sp	**************************************
ldaa staa bra	cmpb bne bra	cmpb bne ldaa staa stab	jsr bne stab stab	subb stab cmpb bls ldaa		
	, ChkForS2:	; ChkForS8: Addr24: SaveRecType:	; RCVSRec:		RcvData: BadSRec:	** ** ** ** ** ** ** ** ** ** **
0000F3EC 8603 0000F3EE 6AFA01AA 0000F3F2 2010	0000F3F4 C132 0000F3F6 2602 0000F3F8 2004	0000F3FA C138 0000F3FC 26D1 0000F3FE 8604 0000F400 6AFA0198	0000F408 15FA003E 0000F40C 2626 0000F40E 6B80 0000F410 6B81	0000F412 E0FA0186 0000F416 6BFA0182 0000F41A C140 0000F41C 2304 0000F41E 8606	15FA0024 260C 6B30 EB81 6B81 6380 26F0 6281 1B82 3D	;* 00000F437 00000F439 250E 00000F43B C139 00000F43B C139 00000F43B C141
AN2153						

	0000F443 C146 0000F445 2202		cmpb bhi	#'F' NotHex	; less than or equal to ascii hex 'F'? ; yes. character is hex. return a non-zero
	0000F447 1404 0000F449 3D	<pre>IsHex1: NotHex: '</pre>	orcc rts	#\$04	; ccr indication. ; no. return a zero ccr indication.
	0000F44A 0000F44A 15FA00F6 0000F44E 07E7 0000F450 2701 0000F452 3D 0000F453 0714 0000F455 8610 0000F457 12 0000F459 37 0000F45D 07D8 0000F461 33 0000F461 33 0000F462 3D 0000F463 3D 0000F463 3D 0000F467 87	<pre> ' ' GetHexByte: OK1: OK2: ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '</pre>	equ jsr bsr beq rts beq rts bsr ldaa mul pshb jsr beq pulb rts beq pulb rts addb clra rts	* getchar,pcr IsHex OK1 CvtHex #16 getchar,pcr IsHex CvtHex 1,sp+ 1,sp+	<pre>; get the upper nybble from the SCI. ; valid hex character? ; yes. go convert it to binary. ; no. return with a non-zero ccr indication. ; convert the ascii-hex character to binary. ; shift it to the upper 4-bits. ; save it on the stack. ; get the lower nybble from the SCI. ; valid hex character? ; yes. go convert it to binary. ; remove saved upper byte from the stack. ; no. return with a non-zero ccr indication. ; convert the ascii-hex character to binary. ; add it to the upper nybble. ; simple way to set the Z ccr bit. ; return.</pre>
	0000F469 C030 0000F46B C109 0000F46D 2302 0000F46F C007 0000F471 3D	CVTHex: CVTHexRtn: ', ', '****************************	subb cmpb bls subb rts	#'0' #\$09 CvtHexRtn #\$07	<pre>; subtract ascii '0' from the hex character. ; was it a decimal digit? ; yes. ok as is. ; no. it was an ascii hex letter ('A' - 'F'). ************************************</pre>
	0000F472 0000F472 E630 0000F474 2706 0000F476 15FA00FF 0000F47A 20F6 0000F47C 3D	*	*	Done 11, pcr 18, ************************************	<pre>; send a null terminated string to the display. ; get a character, advance pointer, null? ; yes. return. ; no. send it out the SCI. ; go get the next character. ; go get the next character.</pre>
AN2153	00000020	; RxBufSize: TxBufSize: ;	nbə nbə	32 16	; receive queue size. ; transmit queue size.

; number of bytes avail. in the Rx queue ; before an XOn can be sent. ; number of bytes remaining in the Rx queue ; when an XOff is sent.	ASCII DC1 ASCII DC3 receive queue. rransmit queue. next available location in the Rx queue. next available location in the Tx queue. next available location in the Tx queue. next character to be sent from the Tx queue. number of bytes left in the Tx queue. number of bytes left in the Tx queue. number of bytes left in the Tx queue. if != 0, an XOff has been sent. request to TX ISR to send an XOff to the host if != 0.	<pre>std SCIOBD ; initialize the baud rate register. ldab #TE+RE+RIE</pre>	brclr SCIOCR2,#RIE,ChkRxInts ; Rx interrupts enabled? brset SCIOCR2,#TIE,NoSCIInt ; Tx interrupts enabled? brset SCIOCR2,#TIE,NoSCIInt ; Tx interrupts enabled? brset SCIOCR2,#TDRE,TxIRQ ; Yes. if TDRE is set, service Tx interrupt rti	; was an XOff previously sent to the host? ; yes. go place the received char in the Rx queue. ; no. get the number of bytes available in the Rx queue. ; more than enough space to receive a FIFO full ; of data from the host? ; yes. go place the received byte in the Rx queue. ; set flag so that XOff will be sent by the Tx ISR. ; enable transmitter interrupts. ; set the 'XOff Sent' flag
RxBufSize-8 10	\$11 \$13 RXBufSize,0 TXBufSize,0 0 0 0 RXBufSize TXBufSize 0	**************************************	SCIOCR2,#RIE,ChkRxInts SCIOSR1,#RDRF,RxIRQ SCIOCR2,#TIE,NoSCIInt SCIOSR1,#TDRE,TXIRQ	XOffSent, por AlreadySent RxBAvail, por #XOffCount AlreadySent SendXOff SCIOCR2, #TIE XOffSent, por
eđn eđn	equ equ dcb dc.b dc.b dc.b dc.b	1.		
XOnCount: XOffCount:	% XOn: XOff: , , ,)0 RxBuff: 00 TxBuff: RxIn: RxOut: TxIn: Txout: TxSavail: TxBavail: XoffSent: SendXOff:		SCIISR: ChkRxInts: NoSCIInt: ','	< □
00000018	00000011 00000013 000000147D 00000000000 0000000000000000000000000	; * 0000F4B5 5CC8 0000F4B7 C62C 0000F4B9 5BCB 0000F4BB 1AFA0004 0000F4C2 3D ; *	0000F4C3 4FCB2004 0000F4C7 4ECC2009 0000F4CB 4FCB8004 0000F4CF 4ECC8035	0000F4D4 E7F9DC 0000F4D7 2610 0000F4D9 A6F9D5 0000F4DC 810A 0000F4DE 2209 0000F4E0 72F4B4 0000F4E6 62F9CA
AN2153				

Olldwelor, Ille.

<pre>i any room left in the Rx queue? i no. just throw the character away. i yes. there'll be one less now. i point to the physical start of the Rx queue. i get the index for the next available queue location. i get the received character. i place it in the queue. i next available queue location. i wrap around to start of queue? i no. just update the index. i yes. start at begining of queue. i update the next available queue location index. i return from the SCI Rx interrupt.</pre>	<pre>; the queue was full. get character & throw it away. ; return. ***********************************</pre>	<pre>; point to the physical start of the Tx queue. ; get the data. ; get the data. ; send it. ; advance to next character to send. ; reached the end of the queue? ; no. ; yes. wrap to the start. ; update the queue index. ; one more byte available in the queue. ; TxIn = TxOut? ; no. more characters to send. ; yes. queue is empty turn off TDRE interrupts. ; return. ; are there any characters in the Rx queue? ; are there any characters in the Rx queue?</pre>
RxBAvail, pcr Buffull RxBAvail, pcr RxBuff, pcr RxIn, pcr SCIODRL a,x #RxBufSize NORxWrap RxIn, pcr	SCIODRL SendXOff NoSendXOff SendXOff SendXOff Sciodr #XOff SCIORL TxBAvail,pcr #TxBufSize TxRTI SCIOCR2,#TIE	leax TxBuff,pcr ldab a,x stab a,x stab SCIODRL inca cmpa #TxBufSize blo NoTxWrap clra TxOut,pcr inc TxBAvail,pcr cmpa TxIn,pcr bne TxRTI bclr SCIOCR2,#TIE rti **********************************
tst beg dec leax ldaa ldab stab inca cmpa blo clra staa	ldab rti ****** tst beq clr ldab stab ldab cmpb bne bclr rti	leax ldaa ldab stab inca cmpa blo clra staa inc cmpa bne bclr rti rti tti
AlreadySent: NoRxWrap:	; ; ; ; TXIRQ:	<pre> // NoSendXOff: NoTxWrap: // // // // // // // // // // // // //</pre>
0000F4E9 E7F9C5 0000F4EE 63F9C0 0000F4EE 63F9C0 0000F4F4 A6F9B6 0000F4F9 6BE4 0000F4F9 6BE4 0000F4FE 8120 0000F4FE 2501 0000F5C0 87	0000F505 D6CF 0000F507 OB 0000F508 F7F4B4 0000F50B 2712 0000F50D 69F9A4 0000F510 C613 0000F512 5BCF 0000F512 5BCF 0000F514 E6F99B 0000F519 2622	0000F51F 1AF97B 0000F522 A6F98B 0000F525 E6E4 0000F527 5BCF 0000F529 42 0000F528 8110 0000F52C 2501 0000F52E 877 0000F52E 6AF97E 0000F53E 6AF97E 0000F53B 2603 0000F53B 2603
		AN2153

***************************************				of the Rx queue.	available character		the gueue.					irom the queue, there's	isly sent by the RX ISR?		of bytes available in the Rx queue.	eive more?		retrieved from the Rx queue.	the host.			retrieved irom the Rx queue.				***************			د.		of the Tx queue.	ilable spot.	4 (spor.				ne Tx queue.	
rts ************************************	; save the registers we'll use.	; any characters available?	; no. just wait until some are.	; point to the physical start of	o the next	; in the Rx queue. ; get the character.	t to	; reached the end of the queue?	; no.	; yes. wrap to the start.	queue index.	, we removed a character from t	; was an XOff character previously	; no. just return.	; yes. get the number of bytes an	; enough space available to receive more?	; no. just return.	; yes. save the character we reti	; send an XOn character to the		ne XOff flag.	the character we	; restore what we saved.	 40 7::73 7::73	, recurii.	***************************************	; save the registers we'll use.		; Any room left in the Tx queue?	; no. just wait here till it is.	t T	the index to t	in.	the mean available	or cire daeae	; ves. wrap around to the start	e the queue index	; one less byte available in the	; enable transmitter interrupts.
***************************************		#RxBufSize	RxBAvail,pcr RxChk	RxBuff,pcr	RxOut, pcr	×		#RxBufSize	NogcWrap		RxOut, per	KXBAVAII, PCT	XOffSent, pcr	gcReturn	pcr	#XOnCount	gcReturn		#XOn	putchar	XOffSent,pcr					******************			TxBAvail,pcr	TxChk	TxBuff,pcr	TxIn, pcr	a,x	#H-2-D11601 # C	#indulated	45 45 45 45 45 45 45 45 45 45 45 45 45 4	TxIn, pcr	TxBAvail, pcr	SCIOCR2,#TIE
rts ** ** **	xysd	psha 1dab	bəq qqns	leax	ldaa	ldab	inca	сшра	blo	clra	staa	THC	tst	bed	ldaa	cmpa	phs	qusd	ldab	bsr -	clr ;	pulb	pula	pulx	H ر ت	******	xysd	psha	tst	bed	leax	ldaa	stab	TIICA	ะแpa หาด	1 C L C	staa	dec	bset
*****	, getchar:	RxChk:								;	Nogcwrap:											í	gaketurn:			*******	, putchar:		Txchk:								NopcWrap:		
0000F543 3D	0000F544 34		0000F548 E0F966 0000F54B 27F9		0000F550 A6F95B	0000F553 E6E4		0000F556 8120			0000F55B 6AF950	00001221 071320	0000F561 E7F94F	0000F564 2710	0000F566 A6F948								0000F576 32				0000F579 34	0000F57A 36					0000F586 6BE4					0000F591 63F91E	0000F594 4CCB80
AN21	53																																						

; restore what we saved.		; error code stored by various routines. ; received record type. '0' = S0; '1' = S1; '2' = S2; ; '8' = S8; '9' = S9 ; number of data bytes in the S-Record. ; PPAGE window address (\$8000 - \$BFFF) ; load address of the S-Record. ; S-Record data storage. (handle 64-byte S-Records ; + received checksum)	This is the jump table that is used to access the secondary interrupt vector table. Each one interrupt vectors, beginning at \$ff8c, points to an entry in this table. Each jump interruction uses indexed indirect program counter relative (pcr) addressing to access the secondary interrupt vector table that is located just below the bootblock. ***********************************
	* + + + + + + + + + + + + + + + + + + +	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	mp tab] interru es inde rrupt \(\) [PWM] [PWM] [MSC]
pula pulx rts	equ	ds:b ds:b ds:b ds:b	the jun actual actual actual imp
	; BootLoadEnd: equ * ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	; ; ErrorFlag: RecType: DataBytes: PPAGEWAddr: LoadAddr: SRecData:	; This is; ; This is; ; of the; ; of the; ; instruc; ; seconda; ; seconda; ; harmeshutdown: JPWMEShutdown: JPWACAN4Tx: JWSCAN4Tx: JWSCAN4Tx: JWSCAN3Errs: JWSCAN3Errs: JWSCAN3Errs: JWSCAN3Errs: JWSCAN3Errs: JWSCAN1Tx: JWSCANTTX: JWS
0000F597 32 0000F598 30 0000F599 3D	0000F59A	0000F59A 0000F59B 0000F59C 0000F59F 0000F59F	7. 0000F5E3 05FBF9A5 0000F5E7 05FBF9A3 0000F5E8 05FBF9A1 0000F5F7 05FBF99F 0000F5F7 05FBF99F 0000F5F7 05FBF99F 0000F607 05FBF99F 0000F607 05FBF99F 0000F607 05FBF99F 0000F607 05FBF99F 0000F607 05FBF98F 0000F617 05FBF98F
			AN2153

for unsecured state.

ze,pcr] lkSize,pcr] lkSize,pcr] lycr] spcr] spcr] spcr] spcr] spcr] shcr] ze,pcr]	4K b	<pre>; location of security byte. ; value of security byte for</pre>		
[MSCANORx-BootBlkSize,pcr] [MSCANOBERS-BootBlkSize,pcr] [Flash-BootBlkSize,pcr] [Flash-BootBlkSize,pcr] [EEPROM-BootBlkSize,pcr] [SPI2-BootBlkSize,pcr] [SPI1-BootBlkSize,pcr] [IICBus-BootBlkSize,pcr] [IICBus-BootBlkSize,pcr] [ICGLock-BootBlkSize,pcr] [CRGLock-BootBlkSize,pcr] [CRGLock-BootBlkSize,pcr] [PACCBOv-BootBlkSize,pcr] [ATD1-BootBlkSize,pcr] [ATD1-BootBlkSize,pcr] [ATD1-BootBlkSize,pcr] [ATD1-BootBlkSize,pcr] [SCI1-BootBlkSize,pcr] [SCI0-BootBlkSize,pcr] [STI0-BootBlkSize,pcr] [TimerCh7-BootBlkSize,pcr] [TimerCh7-BootBlkSize,pcr] [TimerCh7-BootBlkSize,pcr] [TimerCh7-BootBlkSize,pcr] [TimerCh1-BootBlkSize,pcr] [TimerCh1-BootBlkSize,pcr] [TimerCh1-BootBlkSize,pcr] [TimerCh1-BootBlkSize,pcr] [TimerCh1-BootBlkSize,pcr] [TimerCh1-BootBlkSize,pcr] [INO-BootBlkSize,pcr] [INO-BootBlkSize,pcr] [INO-BootBlkSize,pcr] [COPFail-BootBlkSize,pcr] [ClockFail-BootBlkSize,pcr] [ClockFail-BootBlkSize,pcr]		\$ff0f o \$fe		v JPWMEShutdown
	dc.b	org dc.b	org	da.w
JMSCANORX: JMSCANOBERTS: JMSCANOWAKEUP: JF1ash: JSP12: JSP12: JSP11: JICBUS: JDLC: JSCAME: JCRGLOCK: JPACCBOV: JMOGDDCLY: JATD1:	•-	•	; ; ; ; ;	PWMEShutdown:
0000F633 05FBF97F 0000F633 05FBF97D 0000F63B 05FBF979 0000F643 05FBF975 0000F643 05FBF975 0000F644 05FBF975 0000F644 05FBF971 0000F644 05FBF965 0000F657 05FBF965 0000F657 05FBF965 0000F667 05FBF967 0000F667 05FBF967 0000F667 05FBF967 0000F67 05FBF967 0000F667 05FBF967 0000F667 05FBF967 0000F667 05FBF967 0000F667 05FBF967 0000F667 05FBF967 0000F667 05FBF967 0000F667 05FBF967 0000F667 05FBF947 0000F688 05FBF947 0000F688 05FBF947 0000F688 05FBF947 0000F687 05FBF947 0000F687 05FBF947 0000F687 05FBF947 0000F687 05FBF947 0000F687 05FBF947 0000F687 05FBF947 0000F687 05FBF947 0000F687 05FBF947 0000F687 05FBF937 0000F688 05FBF937 0000F688 05FBF937	0000FF0D CF	0000FF0F 0000FF0F FE	0000FF8C	OUUUFFBC FBES
AN2153				

JPOrtPInt JMSCAN4TX JMSCAN4Exx JMSCAN4Errs JMSCAN3TX JMSCAN3TX JMSCAN3TX	JMSCAN 3WakeUp JMSCAN 2TX JMSCAN 2TX JMSCAN 2TX JMSCAN 2TX JMSCAN 1TX JMSCAN 0TX JMSCAN 1TX JMSCAN 0TX JMSCAN	UPACCAEGGe UPACCAEGGe UPACCAOV UTimerCh7 UTimerCh6 UTimerCh4 UTimerCh3 UTimerCh3 UTimerCh1 UTimerCh1
* * * * * * * * * * * * * * * * * * *		
POLTPINT: MSCAN4TX: MSCAN4EX: MSCAN4ELTS: MSCAN4WakeUp: MSCAN3TX: MSCAN3TX: MSCAN3EY:	MSCAN2TA: MSCAN2TX: MSCAN2TX: MSCAN2Exrs: MSCAN1Exrs: MSCAN1Exrs: MSCANIErrs: MSCANIErrs: MSCANIErrs: MSCANIErrs: MSCANIErrs: MSCANIErrs: MSCANOTA: MACDICTA: MACDICTA	PACCAEGGE: PACCAEGGE: PACCAOV: TimerCh7: TimerCh6: TimerCh4: TimerCh3: TimerCh2: TimerCh2: TimerCh1: TimerCh1:
	0000FF9E F607 0000FFA2 F608 0000FFA2 F618 0000FFA4 F6113 0000FFA4 F6118 0000FFA4 F6118 0000FFB4 F623 0000FFB4 F623 0000FFB4 F623 0000FFB4 F633 0000FFB4 F633 0000FFB4 F633 0000FFB4 F633 0000FFB6 F637 0000FFB6 F647 0000FFB7 F658 0000FFC6 F648 0000FFC7 F668 0000FFC8 F657	

JIRQ	JXIRQ	JSMI	JIllop	JCOPFail	JClockFail	BootStart		
dc.w	dc.w	dc.w	dc.w	dc.w	dc.w	dc.w	1780	
			: 0	1j1:	ClockFail:		None 472 \$0000FFFF \$FFFFFFF \$000006F4	
IRQ:	XIRQ:	:IMS	Illop:	COPFail:	Clock	Reset:	Errors: None Labels: 472 ogram Address: \$000 orage Address: \$FFF Program Bytes: \$000 Storage Bytes: \$000	,
F6AF	F6B3	F6B7	F6BB	F6BF	F6C3	F000	Pr St	
0000FFF2 F6AF	0000FFF4	00000FFF6	00000FFF8	0000FFFA	0000FFFC	0000FFFE	Last	

Freescale Semiconductor, Inc.

Application Note

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

